SAR ADC architecture with 98.8 % reduction in switching energy over conventional scheme
Tóm tắt
A novel power saving switching scheme for successive approximation register analogue-to-digital converter is proposed in this letter. Adopting the top-plated sampling technology and dummy-capacitor-aided switching technology, the number of capacitors can be reduced by 75 % compared with the conventional scheme. Employing the one-side switching instead technology and higher-bit switching instead technology, the average switching energy can be reduced to 1.2 % compared with the conventional scheme. Employed the proposed switching scheme, a 10-bit 20-kS/s 0.6-V SAR ADC is designed in 0.18-μm CMOS technology. Post-layout simulation results indicate that a SNDR of 60.3 dB can be achieved with the Nyquist input at 20 kS/s. And the figure-of-merit of the proposed ADC is 1.04 fJ/conversion-step.
Tài liệu tham khảo
Liu, C. C., Chang, S. J., Huang, G. Y., & Lin, Y. Z. (2012). A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure. IEEE Journal of Solid-State Circuits, 45(4), 731–740.
Zhu, Y., Chan, C. H., Chio, U. F., Sin, S. W., Seng-Pan, U., Martins, R. P., & Maloberti, F. (2010). A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS”. IEEE Journal of Solid-State Circuits, 45(6), 1111–1121.
Hariprasath, V., Guerber, J., Lee, S.-H., & Moon, U.-K. (2010). Merged capacitor switching based SAR ADC with highest switching energy-efficiency. Electronics Letters, 46, 620–621.
Yuan, C., & Lam, Y. (2012). Low-energy and area-efficient tri-level switching scheme for SAR ADC. Electronics Letters, 48, 482–483.
Zhangming, Zhu, Xiao, Yu., & Xiaoli, Song. (2013). Vcm-based monotonic capacitor switching scheme for SAR ADC. Electronics Letters, 49, 327–329.
Zhang, Dai, Bhide, Ameya, & Alvandpour, Atila. (2012). A 53-nW 9.1-ENOB 1-kS/s SAR ADC in 0.13-μm CMOS for Medical Implant Devices. IEEE Journal of Solid-State Circuits, 47(7), 1585–1593.
Yan-Jiun Chen, et al.. (2014), A 0.4 V 2.02fJ/conversion-step 10-bit hybrid SAR ADC with time-domain quantizer in 90 nm CMOS, Symp. VLSIC, 1–2.
Jin, Jiayi, et al. (2014). An Energy-Efficient Time-Domain Asynchronous 2b/Step SAR ADC With a Hybrid R-2R/C-3C DAC Structure. IEEE Journal of Solid-State Circuits, 49(6), 1383–1396.
Frank M. Yaul, et al.. (2014), A 10b 0.6nW SAR ADC with Data-Dependent Energy Savings Using LSB-First Successive Approximation, IEEE ISSCC Digest of Technical Papers, 198–199.