High figure-of-merit SOI power LDMOS for power integrated circuits

Yashvir Singh1, Rahul Singh Rawat1
1Department of Electronics & Communication Engineering, G. B. Pant Engineering College, Pauri Garhwal, Uttarakhand, 246 194, India

Tài liệu tham khảo

Zitouni, 1999, A new lateral power MOSFET for smart power ICs: the LUDMOS concept, Microelectron. J., 30, 551, 10.1016/S0026-2692(98)00178-5 Rashid, 2010 Ellinger, 2008, 113 Schwierz, 2007, RF transistors: recent developments and roadmap toward terahertz applications, Solid State Electron., 51, 1079, 10.1016/j.sse.2007.05.020 Toulona, 2011, Design and optimization of high voltage LDMOS transistors on 0.18 μm SOI CMOS technology, Solid State Electron., 61, 111, 10.1016/j.sse.2011.03.014 Son, 2014, LDMOSFET with a trench for SOI power integrated circuits, Microelectron. J., 35, 393, 10.1016/j.mejo.2004.02.001 Erlbacher, 2010, Reduced on resistance in LDMOS devices by integrating trench gates into planar technology, IEEE Electron Device Lett., 31, 464, 10.1109/LED.2010.2043049 Cortes, 2007, The thin SOI TGLDMOS transistor: a suitable power structure for low voltage applications, Semicond. Sci. Technol., 22, 1183, 10.1088/0268-1242/22/10/018 Singh, 2013, A lateral trench dual gate power MOSFET on thin SOI for improved performance, ECS J. Solid State Sci. Technol., 2, 113, 10.1149/2.021307jss Luo, 2012, Low on-resistance SOI dual-trench-gate MOSFET, IEEE Trans. Electron Devices, 59, 504, 10.1109/TED.2011.2174642 Fujishima, 2002, A high-density low on-resistance trench lateral power MOSFET with a trench bottom source contact, IEEE Trans. Electron Devices, 49, 1462, 10.1109/TED.2002.801434 Atlas users manual, 2010