Processor power and energy consumption estimation techniques in IoT applications: A review

Akpakwu, 2018, A survey on 5G networks for the Internet of Things: communication technologies and challenges, IEEE Access, 6, 3619, 10.1109/ACCESS.2017.2779844 Hassan, 2020, Internet of Things and its applications: a comprehensive survey, MDPI - Symmetry, 12, 2 Sinha, 2020, Study on IoT (Internet of Things) and its Applications, Int. J. Res. Appl. Sci. Eng. Technol., 8, 2533, 10.22214/ijraset.2020.6408 Sathiyanathan, 2020, A brief study on IoT applications, Int. J. Trend Sci. Res. Dev., 4, 23 S. Pless and P. Torcellini, “Net zero energy buildings: a classification system based on renewable energy supply options,” Colorado, 2010. S. Steers, “Vodafone report finds 5G, IoT could help cut CO2 emissions,” Vodafone - 5G & IoT, 2021. [Online]. Available: https://mobile-magazine.com/5g-and-iot/vodafone-report-finds-5g-iot-could-help-cut-co2-emissions. [Accessed: 06-Jul-2021]. S. O'Meara and Y. Ye, “Four research teams powering China's net-zero energy goal,” Nat. Spotlight - China's net-zero ambitions, vol. 603, pp. 541–543, 2022. Salim, 2021, A survey of using Internet of Things to enhance zero energy buildings, Texas J. Multidiscip. Stud., 1, 205 Bouckaert et al, “Net zero by 2050: a roadmap for the global energy sector,” Paris France, 2021. Cole, 2015, Net-zero and net-positive design: a question of value, Build. Res. Inf., 43, 1, 10.1080/09613218.2015.961046 2022 Stead, 2020, Edge of tomorrow: designing sustainable edge computing, 88 A. Finkel, “Smart zero: using advanced networks to accelerate progress towards net zero,” 2022. Bellini, 2022, IoT-enabled smart cities: a review of concepts, frameworks and key technologies, MDPI - Appl. Sci., 12, 1 Vaidya, 2021, Intelligent transportation system using IOT: a review, Int. J. Res. Trends Innov., 6, 80 Arun, 2018, Implementation of IoT based intelligent transportation system, Asian J. Appl. Sci. Technol., 2, 933 Visan, 2022, Towards intelligent public transport systems in smart cities; collaborative decisions to be made, 199, 1221 Haverkort, 2017, Smart industry: how ICT will change the game!,”, Ieee Int. Comput., 8, 10.1109/MIC.2017.22 Lampropoulos, 2018, Internet of Things (IoT) in industry: contemporary application domains, innovative technologies and intelligent manufacturing, Int. J. Adv. Sci. Res. Eng., 4, 109 Kalsoom, 2021, Impact of IoT on manufacturing industry 4.0: a new triangular systematic review, MDPI - Sustain, 13, 1 Abidi, 2022, Predictive maintenance planning for industry 4.0 using machine learning for sustainable manufacturing, MDPI - Sustain, 14, 1 Nangia, 2020, IoT based predictive maintenance in manufacturing sector, 1 Yang, 2018, IoT smart home adoption: the importance of proper level automation, Hindawi - J. Sensors, 2018, 1 Santoso, 2018, Smart home system using Internet of Things, J. Inf. Commun. Converg. Eng., 16, 60 M. A. Tunc, E. Gures, and I. Shayea, “A survey on IoT smart healthcare: emerging technologies, applications, challenges, and future trends,” arXiv e-prints, pp. 1–15, 2021. Yang, 2020, Exploring emerging IoT technologies in smart health research: a knowledge graph analysis, BMC Med. Inform. Decis. Mak., 20, 1 Keshta, 2022, AI-driven IoT for smart health care: Security and privacy issues, Inform. Med. Unlocked, 30, 1, 10.1016/j.imu.2022.100903 Lakshmi, 2021, Cloud based IoT smart healthcare system for remote patient monitoring, EAI Endorsed Trans. Pervasive Heal. Technol., 7, 1 Katiyar, 2021, Smart agriculture: the future of agriculture using AI and IoT, J. Comput. Sci., 17, 984, 10.3844/jcssp.2021.984.999 Dankan, 2021, Smart agriculture and smart farming using IoT technology, J. Phys. Conf. Ser., 2089 Quy, 2022, IoT-enabled smart agriculture: architecture, applications, and challenges, MDPI - Appl. Sci., 12, 1 Yang, 2021, IoT-based framework for smart agriculture, Int. J. Agric. Environ. Inf. Syst., 12, 1, 10.4018/IJAEIS.20210401.oa1 Rehman, 2022, A revisit of Internet of Things technologies for monitoring and control strategies in smart agriculture, MDPI - Agron, 12, 1 Fernando, 2020, Smart agriculture monitoring system using IoT, Int. J. Sci. Res. Eng. Trends, 6, 2212 Dany, 2019, Agriculture monitoring system using smart and innovative farming: a real-time study, Int. J. Sci. Technol. Res., 8, 1214 Xu, 2022, Review of agricultural IoT technology, Artif. Intell. Agric., 6, 10 Hassan, 2021, A systematic review on monitoring and advanced control strategies in smart agriculture, IEEE Access, 9, 32517, 10.1109/ACCESS.2021.3057865 Pal, 2022, A survey on IoT-based smart agriculture to reduce vegetable and fruit waste, J. Phys. Conf. Ser., 2273, 1 Thamaraiselvi, 2022, Smart and automated agricultural management system using IoT, Int. J. Innov. Technol. Explor. Eng., 11, 49, 10.35940/ijitee.C9803.0311422 Mohamed, 2021, Smart farming for improving agricultural management, J. Remote Sens. Sp. Sci., 24, 971 Haj-Yahya, 2018, Power management of modern processors, 3 Fan, 2014, energy efficiency of task allocation for embedded JPEG systems, Hindawi - Sci. World J, 2014, 1 Ye, 2021, The challenges and emerging technologies for low-power artificial intelligence IoT systems, IEEE Trans. Circuits Syst. I Regul. Pap., 68, 4821, 10.1109/TCSI.2021.3095622 Anjum, 2019, Energy optimization of sustainable Internet of Things (IoT) systems using an energy harvesting medium access protocol, IOP Conf. Ser. Earth Environ. Sci., 268, 1 Barot, 2020, Energy consumption optimization in Internet of Things applications: concept and techniques, Int. J. Adv. Sci. Technol., 29, 9743 Pereira, 2020, Challenges in resource-constrained IoT devices: energy and communication as critical success factors for future IoT deployment, MDPI - Sensors, 20, 1 Airehrour, 2016, Greening and optimizing energy consumption of sensor nodes in the Internet of Things through energy harvesting: challenges and approaches, 1 Imran, 2020, Grand challenges in IoT and sensor networks, Front. Commun. Networks, 1 T. Adegbija, A. Rogacs, C. Patel, and A. Gordon-Ross, “Microprocessor optimizations for the Internet of Things: a survey,” arXiv e-prints, pp. 1–14, 2018. Sheng, 2018, Toward an energy and resource efficient Internet of Things: a design principle combining computation, communications, and protocols, IEEE Commun. Mag., 56, 89, 10.1109/MCOM.2018.1700536 Helms, 2004, Leakage in CMOS circuits – an introduction,, 17 Roy, 2003, Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits, Proc. IEEE, 91, 305, 10.1109/JPROC.2002.808156 Pandey, 2016, Calculation of leakage current in CMOS circuit design in DSM technology, Int. J. Comput. Appl., 155, 22 Dixit, 2016, Transistor leakage mechanisms and power reduction techniques in CMOS VLSI design, Int. J. Adv. Res. Comput. Commun. Eng., 5, 102 Fallah, 2005, Standby and active leakage current control and minimization in CMOS VLSI circuits, IEICE Trans. Electron., 88–C, 509, 10.1093/ietele/e88-c.4.509 Drazdziulis, 2003, A gate leakage reduction strategy for future CMOS circuits, 317 Sarwar, 1997, CMOS power consumption and Cpd calculation, Texas Instrum., 1 Kim, 2003, Leakage current: Moore's law meets static power, Computer (Long. Beach. Calif), 36, 68 Venkatachalam, 2005, Power reduction techniques for microprocessor systems, ACM Comput. Surv., 37, 195, 10.1145/1108956.1108957 Romli, 2015, An overview of power dissipation and control techniques in cmos technology, J. Eng. Sci. Technol., 10, 364 Samanta, 2012, Comparative study for delay & power dissipation of CMOS inverter in UDSM range, Int. J. Soft Comput. Eng., 1, 162 Kaur, 2012, Power estimation analysis for cmos cell structures, Int. J. Adv. Eng. Technol., 3, 293 Reetu, 2018, Dynamic power reduction of VLSI circuits: a review, Int. J. Adv. Res. Electron. Commun. Eng., 7, 245 Wang, 2019, Experimental characterization of variation in power consumption for processors of different generations, 1 Kumar, 2017, Dynamic power dissipation analysis in CMOS VLSI circuit design with scaling down in technology, J. Act. Passiv. Electron. Devices, 12, 55 Babu, 2014, Power optimization techniques at circuit and device level in digital CMOS VLSI – a review, Int. J. Eng. Res. Technol., 3, 375 Parameswaran, 1997, Power consumption in CMOS combinational logic blocks at high frequencies, 195 Hwang, 2005 Harris, 2016 Davis, 2008 Stine, 2004 Subhashini, 2015, Power optimized datapath units of hybrid embedded core architecture using clock gating technique, Int. J. VLSI Des. Commun. Syst., 6, 33, 10.5121/vlsic.2015.6604 Kamaraju, 2010, Power optimized ALU for efficient datapath, Int. J. Comput. Appl., 11, 39 Megalingam, 2009, Power consumption reduction in CPU datapath using a novel clocking scheme, 529 D. Ponomarev, G. Kucuk, and K. Ghose, “Power reduction in superscalar datapaths through dynamic bit-slice activation,” in Innovative Architecture for Future Generation High-Performance Processors and Systems, 2001, pp. 16–24. Johnson, 1996, Datapath scheduling with multiple supply voltages and level converters, Purdue Stacpoole, 2000, Cache memories, IEEE Potentials, 19, 24, 10.1109/45.839642 Conrad, 2017 Sloss, 2004 Bardizbanyan, 2013, Towards a performance- and energy-efficient data filter cache, 21 Lee, 2015, Filter data cache: an energy-efficient small L0 data cache architecture driven by miss cost reduction, IEEE Trans. Comput., 64, 1927, 10.1109/TC.2014.2349503 Tanaka, 2007, Leakage energy reduction in cache memory by data compression, ACM Sigarch Comput. Archit. News, 35, 17, 10.1145/1360464.1360472 Horowitz, 1989 Ratković, 2015, An overview of architecture-level power- and energy-efficient design techniques, Adv. Comput., 98, 1, 10.1016/bs.adcom.2015.04.001 Kang, 2003 Xiang-Jie, 2014, Lower power design for UHF RF CMOS circuits based on the power consumption acuity, Math. Probl. Eng., 2014, 1, 10.1155/2014/512398 Jacob, 2008 Kruse, 1997, VHDL power simulator: power analysis at gate-level Chereja, 2018, Power dissipation estimation of CMOS digital circuits at the gate level in VHDL, 1 Najm, 1994, Estimating power dissipation in VLSI circuits, EEE Circuits Devices Mag, 10, 11, 10.1109/101.294740 Yuan, 1997, Statistical estimation of average power dissipation in sequential circuits, 377 Raghunathan, 1996, Register-transfer level estimation techniques for switching activity and power consumption, 158 Intel, “VHDL test bench file (.vht) definition,” 2017. [Online]. Available: https://www.intel.com/content/www/us/en/programmable/quartushelp/17.0/reference/glossary/def_vht.htm. [Accessed: 30-Dec-2021]. J. Deepak, “Testbenches in VHDL – a complete guide with steps,” technobyte, 2020. [Online]. Available: https://technobyte.org/testbench-vhdl-types-examples-steps/. [Accessed: 30-Dec-2021]. Kularatna, 2008 Chu, 2006 Piguet, 2006 Gupta, 2000, Analytical models for RTL power estimation of combinational and sequential circuits, IEEE Trans. Comput. Des. Integr. Circuits Syst., 19, 808, 10.1109/43.851996 Pedram, 1997, Advanced power estimation techniques, 179 Nasser, 2021, RTL to transistor level power modelling and estimation techniques for FPGA and ASIC: a survey, IEEE Trans. Comput. Des. Integr. Circuits Syst., 40, 479, 10.1109/TCAD.2020.3003276 Nesset, 2018 L. Chelini, “Power estimation for DSP components for fiber-optic communication systems,” Chalmers University Of Technology | University Of Gothenburg, 2017. Kirsch, 1991, Estimating essential design characteristics to support project planning for ASIC design management, 148 Wu, 1998, Cycle-accurate macro-models for RT-level power analysis, IEEE Trans. Very Large Scale Integr. Syst., 6, 520, 10.1109/92.736123 Zhong, 2006, RTL-aware cycle-accurate functional power estimation, IEEE Trans. Comput. Des. Integr. Circuits Syst., 25, 2103, 10.1109/TCAD.2005.859504 Zhong, 2004, Power estimation for cycle-accurate functional descriptions of hardware, 668 Kawauchi, 2010, A new approach for accurate RTL power macro-modeling, J. Semicond. Technol. Sci., 10, 11, 10.5573/JSTS.2010.10.1.011 Kawauchi, 2010, An accurate RTL power estimation considering power library unevenness, 2618 M. Barocci, L. Benini, A. Bogliolo, B. Ricco, and G. De Micheli, “Lookup table power macro-models for behavioral library components,” in IEEE Alessandro Volta Memorial Workshop on Low-Power Design, 1999, pp. 173–181. Bogliolo, 2001, Parameterized RTL power models for soft macros, IEEE Trans. Very Large Scale Integr. Syst., 9, 880, 10.1109/92.974901 Corgnati, 1999, Clustered table-based macromodels for RTL power estimation, 354 Gupta, 1997, Power macromodeling for high level power estimation, 365 S. Gupta and F. N. Najm, “Analytical model for high level power modeling of combinational and sequential circuits,” in IEEE Alessandro Volta Memorial Workshop on Low-Power Design, 1999, pp. 164–172. Sotiriadis, 2002, A bus energy model for deep submicron technology, IEEE Trans. Very Large Scale Integr. Syst., 10, 341, 10.1109/TVLSI.2002.1043337 Benini, 2000, Architectures and synthesis algorithms for power-efficient bus interfaces, IEEE Trans. Comput. AIDED Des. Integr. Circuits Syst., 19, 969, 10.1109/43.863637 Lee, 2006, PowerViP: SoC power estimation framework at transaction level, 8 Hsieh, 2000, Architectural power optimization by bus splitting, 612 D. Kim, “FPGA-Accelerated Evaluation and Verification of RTL Designs,” University of California, Berkeley, 2019. ALDEC, “Xilinx design flow,” FPGA Design: FPGA Vendors Support, 2022. [Online]. Available: https://www.aldec.com/en/solutions/fpga_design/fpga_vendors_support/xilinx–xilinx-fpga-design-flow. [Accessed: 07-Jan-2022]. Xilinx, “Vivado design suite tutorial: power analysis and optimization,” UG997 (v2021.2), 2021. [Online]. Available: https://www.xilinx.com/support/documentation/sw_manuals/xilinx2021_1/ug997-vivado-power-analysis-optimization-tutorial.pdf. [Accessed: 07-Jan-2022]. Xilinx, “Vivado design suite user guide: logic simulation,” UG900 (v2021.2), 2021. [Online]. Available: https://www.xilinx.com/content/dam/xilinx/support/documentation/sw_manuals/xilinx2021_2/ug900-vivado-logic-simulation.pdf. [Accessed: 07-Jan-2022]. Xilinx, “Xilinx power estimator user guide,” UG440 (v2021.2), 2021. [Online]. Available: https://www.xilinx.com/content/dam/xilinx/support/documentation/sw_manuals/xilinx2021_2/ug440-xilinx-power-estimator.pdf. [Accessed: 07-Jan-2022]. Grammatikakis, 2011, Power-aware multicore SoC and NoC design, 167 R. Amirtharajah, “EEC 216 lecture #2: metrics and logic level power estimation.” Davis, 2008. Chau, 1992, Power dissipation of VLSI array processing systems, J. VLSI Signal Process., 4, 199, 10.1007/BF00925122 Macii, 1998, High-level power modeling, estimation, and optimization, IEEE Trans. Comput. Des. Integr. Circuits Syst., 17, 1061, 10.1109/43.736181 Bogliolo, 1998, Node sampling: a robust RTL power modeling approach, 461 Benini, 1998, Regression models for behavioral power estimation, Integr. Comput. Aided. Eng., 5, 95, 10.3233/ICA-1998-5201 Blume, 2007, Hybrid functional- and instruction-level power modeling for embedded and heterogeneous processor architectures, J. Syst. Archit., 53, 689, 10.1016/j.sysarc.2007.01.002 Wang, 2013, An improved instruction-level power model for ARM11 microprocessor, 1 Nikolaidis, 2002, Instruction-level power consumption estimation of embedded processors for low-power applications, Comput. Stand. Interfaces, 24, 133, 10.1016/S0920-5489(02)00008-9 Kavvadias, 2004, Measurements analysis of the software-related power consumption in microprocessors, IEEE Trans. Instrum. Meas., 53, 1106, 10.1109/TIM.2004.830784 Konstantakos, 2008, Energy consumption estimation in embedded systems, IEEE Trans. Instrum. Meas., 57, 797, 10.1109/TIM.2007.913724 Bazzaz, 2013, An accurate instruction-level energy estimation model and tool for embedded systems, IEEE Trans. Instrum. Meas., 62, 1927, 10.1109/TIM.2013.2248288 Kulkarni, 2017, Instruction level power consumption estimation – issues and review, J. Multidiscip. Eng. Sci. Technol., 4, 6776 Wicaksana, 2018, Virtual prototyping platform for multiprocessor system-on-chip hardware/software co-design and co-verification, 93 Imperas Software Limited, “OVP guide to using processor models,” Open Virtual Platforms, 2021. [Online]. Available: https://www.imperas.com/sites/default/files/documents/OVP_Guide_To_Using_Processor_Models.pdf. [Accessed: 22-Jan-2022]. Imperas Software Limited, “OVP processor modeling guide,” Open Virtual Platforms, 2021. [Online]. Available: https://www.ovpworld.org/documents/OVP_Processor_Modeling_Guide.pdf. [Accessed: 22-Jan-2022]. H. Vankani, A. Venkatramanan, and D. S. Ha, “Front end design using cadence tool - analyze and compile,” Multifunctional Integrated Circuits and Systems Group, 2021. [Online]. Available: https://www.mics.ece.vt.edu/ICDesign/Tutorials/Cadence/dg_front_analyze.html. [Accessed: 22-Jan-2022]. Rosa, 2014, Fast energy evaluation of embedded applications for many-core systems, 1 Delicia, 2013, Bringing accuracy to open virtual platforms (OVP): a safari from high-level tools to low-level microarchitectures, 22 Sultan, 2014, Processor power estimation techniques: a survey, Int. J. High Perform. Syst. Archit., 5, 93, 10.1504/IJHPSA.2014.061448 Li, 2003, Run-time modeling and estimation of operating system power consumption, ACM Sigmetrics Perform. Eval. Rev., 31, 160, 10.1145/885651.781048 TIWARI, 1996, Instruction level power analysis and optimization of software, J. VLSI Signal Process. Syst., 13, 223, 10.1007/BF01130407 Ibrahim, 2011, A precise high-level power consumption model for embedded systems software, EURASIP J. Embed. Syst., 2011, 1, 10.1155/2011/480805 Ardito, 2019, Methodological guidelines for measuring energy consumption of software applications, Hindawi - Sci. Program., 1 Harman, 2015, Achievements, open problems and challenges for search based software testing, 1 Li, 2013, Calculating source line level energy information for android applications, 78 Hassan, 2017, Performance vs. power and energy consumption: impact of coding style and compiler, Int. J. Adv. Comput. Sci. Appl., 8, 132 Acar, 2016, The impact of source code in software on power consumption, Int. J. Electron. Bus. Manag., 14, 42 U. Liqat et al., “Energy consumption analysis of programs based on XMOS ISA-level models,” in Logic-Based Program Synthesis and Transformation, 2013, pp. 72–90. García-Martín, 2019, Estimation of energy consumption in machine learning, J. Parallel Distrib. Comput., 134, 75, 10.1016/j.jpdc.2019.07.007 Brandolese, 2002, The impact of source code transformations on software power and energy consumption, J. Circuits, Syst. Comput., 11, 477, 10.1142/S0218126602000586 Li, 2021, A tool for energy consumption monitoring and analysis of the android terminal, Hindawi - J. Electr. Comput. Eng., 1 Liu, 2018, Source-level energy consumption estimation for cloud computing tasks, IEEE Access, 6, 1321, 10.1109/ACCESS.2017.2778309 Hao, 2013, Estimating mobile application energy consumption using program analysis, 92 Ibrahim, 2008, Power estimation methodology for VLIW digital signal processors Blume, 2004, Power estimation on functional level for programmable processors, Adv. Radio Sci., 2, 215 Laurent, 2004, Functional level power analysis: an efficient approach for modeling the power consumption of complex processors, HAL - Open Sci, 666 Cho, 2008, System-level power estimation using an on-chip bus performance monitoring unit, 149 Bircher, 2012, Complete system power estimation using processor performance events, IEEE Trans. Comput., 61, 563, 10.1109/TC.2011.47 Erdelyi, 2020, PESL: system-level estimation of power-management effect on dynamic energy consumption, MDPI - Electron, 9, 1 Rodriguez-Zurrunero, 2021, Methods for lowering the power consumption of OS-based adaptive deep brain stimulation controllers, MDPI - Sensors, 2349, 1 Wanner, 2013, Hardware variability-aware duty cycling for embedded sensors, IEEE Trans. Very Large Scale Integr. Syst., 21, 1000, 10.1109/TVLSI.2012.2203325 Saraswat, 2013, Effect of duty cycle on energy consumption in wireless sensor networks, Int. J. Comput. Networks Commun, 5, 125, 10.5121/ijcnc.2013.5109 Goswami, 2014, Performance and analysis of ultra deep sub micron technology using complementry metal oxide semiconductor inverter, Int. J. VLSI Des. Commun. Syst., 5, 75, 10.5121/vlsic.2014.5608 B. I. Abdulrazzaq, I. A. Halin, S. Kawahito, R. M. Sidek, S. Shafie, and N. A. Yunus, “A review on high‑resolution CMOS delay lines: towards sub‑picosecond jitter performance,” Springerplus, vol. 5, no. 434, pp. 1–32, 2016. Fischer, 2005, Masking at gate level in the presence of glitches, 3659, 187 P. Kiaei et al., “Gate-level side-channel leakage assessment with architecture correlation analysis,” arXiv e-prints, pp. 1–12, 2022. Bernardi, 2012, Peak power estimation: a case study on CPU cores, 167 Cooper, 2012, Introduction to optimization, 414 Wilhelm, 2007, The worst-case execution time problem: overview of methods and survey of tools, ACM Trans. Embed. Comput. Syst., V, 1, 10.1145/1347375.1347389 Forsell, 2022, Performance and programmability comparison of the thick control fow architecture and current multicore processors, J. Supercomput., 78, 3152, 10.1007/s11227-021-03985-0 Mutschler, 2017, Dealing with system-level power, Semiconduct. Eng. Reyes, 2021, Multi-scale tensor network architecture for machine learning, Mach. Learn. Sci. Technol., 2, 1 T. Carter, “Enabling AI & machine learning: the role of tensor cores,” Curtiss-Wright Defense Solutions, 2021. [Online]. Available: https://www.curtisswrightds.com/sites/default/files/2021-09/Enabling-AI-Machine-Learning-the-role-of-Tensor-Cores-White-Paper.pdf. [Accessed: 26-Oct-2022]. R. Sengupta, S. Adhikary, I. Oseledets, and J. Biamonte, “Tensor networks in machine learning,” arXiv e-prints, pp. 1–8, 2022. Ren, 2021, Tensor normal training for deep learning models