Power Efficient Folding of Pipelined LMS Adaptive Filters with Applications to Wireline Digital Communications
Journal of VLSI signal processing systems for signal, image and video technology - Tập 25 - Trang 199-213 - 2000
Tóm tắt
In this paper, a new two-step algorithm is introduced for power efficient implementation of the folding algorithm transformation of the LMS adaptive FIR filters. The first step handles the scheduling within the folding sets to reduce the switching activity using a greedy algorithm solution for the traveling sales person (TSP) NP-hard problem. The greedy algorithm gives a sub-optimal solution of the TSP problem with low implementation cost. For a typical word-length, and for large folding factors, the projected reduction in switching activity can be as large as 50%. HEAT tool was used to simulate the effect of this reduction using a typical Baugh-Wooley multiplier and the reduction in power consumption for a wireline equalization implementation was found to lie between 25% and 60%. The new algorithm is based on a simple breadth-first search approach and can be easily performed for one time only when the filter is geared to the steady-state mode. The second step involves optimal pipelining of the folded hardware elements for minimum power. The tradeoff between the number of pipelining levels and the power consumption is evaluated. To compensate for the LMS degradation due to pipelining, a 1-pole IIR compensator is introduced in the error loop for relaxed LMS. The IIR based relaxation outperforms the relaxed lookahead pipelining by 2-3 dB of output error. Another feature of the IIR relaxation is the “smoothing” nature of the filter, thus reducing the effective switching activities on the multiplier input. The combined effect of the two techniques can lead to power savings up to 65% compared to a normal folded structure. Simulations for the combined techniques are carried out for the digital subscriber loop channel and significant savings in power are demonstrated.
Tài liệu tham khảo
K. Parhi, “Algorithm Transformation Techniques for Concurrent Processors,” Proceedings of the IEEE, vol. 77, Dec. 1989, pp. 1879–1895.
A.P. Chandrakasan, M. Potkonjak, R. Mehra, J. Rabaey, and R.W. Brodersen, “Optimizing Power Using Transformations,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 14, no.1, Jan. 1995, pp. 12–31.
A.P. Chandrakasan and R.W. Brodersen, “Minimizing Power Consumption is Digital CMOS Circuits,” Proceedings of the IEEE, April 1995, vol. 83, no.4, pp. 489–523.
J.T. Ludwig, S.H. Nawab, and A.P. Chandrakasan, “Low-Power Digital Filtering Using Approximate Processing,” IEEE Journal of Solid-State Circuits, vol. 31, no.3, March 1996, pp. 395–400.
S.H. Nawab et al., “Approximate Signal Processing,” Journal of VLSI Signal Processing, vol. 15, 1997, pp. 177–200.
C. Nagendra and R.M. Owens, “Design Tradeoffs in High Speed Multipliers and FIR Filters,” Proceedings. Ninth International Conference on VLSI Design, 1995, pp. 29–32.
M. Goel and N. Shanbhag, “Low-Power Reconfigurable Signal Processing via Dynamic Algorithm Transformations (DAT),” IEEE International Conference on Acoustics, Speech, and Signal Processing, May 1998.
D. Singh et al., “Power Conscious CAD Tools and Methodologies: A Perspective,” Proceedings of the IEEE, April 1995, vol. 83, no.4, pp. 570–594.
M. Horowitz et al., “Low-Power Digital Design,” Proceedings of IEEE Symposium on Low Power Electronics, 1994, pp. 8–11.
S. Ramprasad, N.R. Shanbhag, and I.N. Hajj, “Analytical Estimation of Signal Transition Activity from Word-Level Statistics,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, July 1997, pp. 718–733.
J.H. Satyanarayana and K.K. Parhi, “HEAT: Hierarchical Energy Analysis Tool,” Proc. 33rd Design Automation Conf., 1996, pp. 9–14.
A.F. Shalash and K.K. Parhi, “Power Efficient FIR Folding Transformation for Wireline Digital Communications,” Proceedings of the Thirty Second Annual Asilomar Conference on Signals, Systems, and Computers, Nov. 1998.
S. Haykin, Adaptive Filter Theory, Prentice Hall, 1991.
G.-H. Im, D.D. Harman, G. Huang, A.V. Mandzik, M.-H. Nguyen, and J.-J. Werner, “51.84 Mb/s 16-CAP ATM LAN standard,” IEEE Journal on Selected Areas in Communications, vol. 13, no.4, 1995, pp. 620–632.
D.W. Lin, C.-T. Chen, and T.R. Hsing, “Video On Phone Lines,” Proc. IEEE, vol. 83, no.2, 1995, pp. 175–193.
N.R. Shanbhag and K.K. Parhi, Pipelined Adaptive Digital Filters, Kluwer, 1994.
K.K. Parhi, C.-Y. Wang, and A.P. Brown, “Synthesis of Control Circuits in Folded Pipelined DSP Architectures,” IEEE Journal of Solid-State Circuits, vol. 27, no.1, 1992, pp. 29–43.
J.W. Lechleider, “High Bit Rate Digital Subscriber Lines: A Review of HDSL Progress,” IEEE Journal on Selected Areas in Communications, vol. 9, Aug. 1991, pp. 769–784.
W.Y. Chen, J.L. Dixon, and D.L. Waring, “High Bit Rate Digital Subscriber Line Echo Cancellation,” IEEE Journal on Selected Areas in Communications, vol. 9, no.6, Aug. 1991, pp. 848–860.
E. Musoll and J. Cortadella, “High-level Techniques for Reducing the Activity of Functional Units,” Proceedings of International Symposium on Low Power Design, April 1995, pp. 99–104.
A. Raghunathan and N. Jha, “An Iterative Improvement Algorithm for Low Power Datapath Synthesis,” Proceedings of International Conference on Computer Aided Design, Nov. 1995, pp. 597–602.
J. Monteiro, S. Devadas, P. Ashar, and A. Mauskar, “Schdeuling Techniques to Enable Power Management,” Proceedings of Design Automation Conference, June 1996, pp. 349–352.
R. Hartley and K.K. Parhi, Digit-Serial Computation, Boston: Kluwer Academic Publishers, 1995.
T. Callaway and E. Swartzlander, “Optimizing Arithmitic Elements for Signal Processing,” VLSI Signal Processing Workshop, 1992, pp. 91–100.
C.R. Baugh and B.A. Wooley, “A Two's-Complement Parallel Array Multiplication Algorithm,” IEEE Transactions on Computers, vol. C-20, April 1973, pp. 442–447.
M. Kuhlmann and K.K. Parhi, “Power Comparison of Flow-Graph and Distributed Arithmetic Based DCTs,” Proceedings of the Thirty Second Annual Asilomar Conference on Signals, Systems, and Computers, Nov. 1998.
D.L. Jones, “Learning Characteristics of Transpose-Form LMS Adaptive Filters,” IEEE Trans. on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 39, no.10, Oct. 1992, pp. 745–749.
E. Horowitz and S. Sahni, eds., Fundamentals of Computer Algorithms, Potomac, Md., 1978.
J.E. Goodman and J. O'Rourke, eds., Handbook of Discrete and Computational Geometry, CRC Press, 1997.
W.Y. Chen, G.H. Im, and J.-J. Werner, “Design of Digital Carrierless AM/PM,” T1E1 contribution, vol. T1E1.4/92-149, 1992.
American National Standard for Telecommunications, ANSI T1.601, ISDN-Basic Access Interface for Use on Metallic Loops..., 1988.
A. Shalash, “Full CSA Reach HDSL2 Via Automatic Power Control,” ANSI T1E1.4 HDSL Contribution T1E1.4/96-256, Sept. 1996.