A fast-locking low-jitter digitally-enhanced DLL dynamically controlled for loop-gain and stability
Tóm tắt
Từ khóa
Tài liệu tham khảo
Jung, D.-H., An, Y.-J., Ryu, K., & Jung, S.-O. (2015). All-digital fast-locking delay-locked loop using cyclic-locking loop for DRAM. IEEE Transactions on Circuits and Systems II, Express Brief, 62(11), 1023–1027.
Wang, Y., Liu, Y., Jiang, M., Jia, S., & Zhang, X. (2016). Delay-locked loop based frequency quadrupler with wide operating range and fast locking characteristics. In IEEE international symposium on circuits and systems, ISCAS 2016.
Pasha, M.-T., Shah, Y.-A., & Wikner, J. (2015). A wide range all-digital delay locked loop for video applications. In European conference on circuit theory and design, ECCTD 2015.
Chen, C.-C., & Liu, S.-I. (2007). An infinite phase shift delay-locked loop with voltage-controlled sawtooth delay line. IEEE Journal of Solid-State Circuits, 43(11), 2413–2421.
Park, H.-G., Kim, S. Y., & Lee, K.-Y. (2012). A low power DLL based clock and data recovery circuit with wide range anti-harmonic lock. Analog Integrated Circuits and Signal Processing, 74, 355–364.
Chang, R. C.-H., Chen, H.-M., & Huang, P.-J. (2008). A multi-phase-output delay-locked loop with a novel star-controlled phase/frequency detector. IEEE Transactions on Circuits and Systems-I, 55(9), 2483–2490.
Chang, H.-H., Lin, J.-W., Yang, C.-Y., & Liu, S.-I. (2002). A wide-range delay-locked loop with a fixed latency of one clock cycle. IEEE Journal of Solid-State Circuits, 37(8), 1021–1027.
Kazeminia, S., Sofi-Mowloodi, S., & Hadidi, K. (2014). A 80-MHz-to-410-MHz 16-phases DLL based on improved dead-zone open-loop phase detector and reduced-gain charge pump. Journal of Circuits, System and Computers, 24(1), 1550001.
Yang, R.-J., & Liu, S.-I. (2007). A 40–550 MHz harmonic-free all-digital delay-locked loop using a variable SAR algoritam. IEEE Journal of Solid-State Circuits, 42(2), 361–373.
Rahimpour, H., Gholami, M., Miar-Naimi, H., & Ardeshir, Gh. (2014). All digital fast lock DLL-based frequency multiplier. Analog Integrated Circuits and Signal Processing, 78(3), 819–826.
Kazeminia, S., Hadidi, K., & Khoei, A. (2013). A low jitter 110 MHz 16-phase delay locked loop based on a simple and sensitive phase detector. In 21st Iranian conference on electrical engineering (ICEE 2014).
Kazeminia, S., Hadidi, K., & Khoei, A. (2015). A wide-range low-jitter PLL based on fast-response VCO and simplified straightforward methodology of loop stabilization in integer-N PLLs. Journal of Circuits, Systems and Computers, 24(7), 1550104-1–1550104-24.
Hanumolu, P. K., Wei, G.-Y., & Moon, U.-K. (2008). A wide-tracking range clock and data recovery circuit. IEEE Journal of Solid-State Circuits, 43(2), 425–439.
Heydari, P., & Pedram, M. (2000). Analysis of jitter due to power-supply noise in phase-locked loops. In IEEE custom integrated circuits conference, pp. 443–446.
Gholami, M. (2016). Total jitter of delay–locked loops due to four main jitter sources. IEEE Transaction on Very Large Scale Integration (VLSI) Systems, 24(6), 2040–2049.
Gholami, M., & Ardeshir, G. (2013). Analysis of DLL jitter due to voltage-controlled delay line. Circuits, Systems and Signal Processing, 32(5), 2119–2135.
Gholami, M., & Ardeshir, G. (2014). Jitter of delay-locked loops due to PFD. IEEE Transaction on Very Large Scale Integration (VLSI) Systems, 22(10), 2176–2180.