Configurable folded array for FIR filtering

Paulson, 2003, Reconfiguring wireless phones with adaptive chips, IEEE Computer, 36, 9, 10.1109/MC.2003.1231185 List, 2003, Adaptive deblocking filter, IEEE Transactions on Circuits and Systems for Video Technology, 13, 614, 10.1109/TCSVT.2003.815175 Yu, 2004, Video deblocking with fine-grained scalable complexity for embedded mobile computing, International Conference on Signal Processing, 2, 1173 Richardson, 2003 Reuver, 1992, A configurable convolution chip with programmable coefficients, IEEE Journal of Solid State Circuits, 27, 1121, 10.1109/4.142613 Lin, 1991, Classes of systolic arrays for digital filtering, International Journal of Electronics, 70, 729, 10.1080/00207219108921323 Milentijevic, 1996, Configurable digit – Serial convolver of type F, Microelectronics Journal, 27, 559, 10.1016/0026-2692(95)00115-8 Corsonello, 2000, Area–time–power tradeoff in cellular arrays VLSI implementations, IEEE Transaction on Very Large Scale Integration (VLSI) Systems, 8, 614, 10.1109/92.894167 Lin, 2001, Reconfigurable parallel inner product processor architectures, IEEE Transactions on VLSI Systems, 9, 261, 10.1109/92.924037 Hawley, 1996, Design techniques for silicon compiler implementations of high-speed FIR digital filters, IEEE Journal of Solid-State Circuits, 31, 10.1109/4.509848 Parhi, 2000 T. Noll, Semi-systolic Maximum Rate Transversal Filters with Programmable coefficients, in: Proceedings of Workshop on Systolic Architectures, Oxford, 1986, pp. 103–112. Milentijevic, 2002, Folded Semi-Systolic FIR Filter Architecture with Changeable Folding Factor, Neural, Parallel and Scientific Computations, 10, 235 I. Milentijevic, V. Ciric, T. Tokic and O. Vojinovic, FPGA Implementation of Folded FIR Filter Architecture with Changeable Folding Factor, Facta Universitatis, Ser. Electronics and Energetics 15(3), pp. 451–464. University of Niš, Yugoslavia. I.Z. Milentijevic, V. Ciric, T. Tokic and O. Vojinovic, Folded Bit-Plane FIR Filter Architecture with Changeable Folding Factor, DSD 2002, in: Proceedings of EUROMICRO – Digital System Design, Dortmund, Germany, September 2002, pp. 45–52. Y. Huang, T. Chen, Architecture Design for Deblocking Filter in H.264/AVC, in: Proceedings of ICME, Baltimore, Maryland, USA, July 2003, pp. 692–696. B. Sheng, W. Gao, D. Wu, An Implemented Architecture of Deblocking Filter for H.264/AVC, in: Proceedings of International Conference on Image Processing (ICIP), 2004, pp. 665–668. JVT software JM10.2, January 2006.