Image capture using integrated 3D SoftChip technology
5th IEEE International Conference on High Speed Networks and Multimedia Communication (Cat. No.02EX612) - Trang 19-23
Tóm tắt
Mobile multimedia communication has rapidly become a significant area of research and development. The processing requirements for the capture, conversion, compression, decompression, enhancement, display, etc. of high quality multimedia content places heavy demands even on current ULSI (ultra large scale integration) systems, particularly for mobile applications where area and power are primary considerations. The system presented is designed as a vertically integrated (3D) system comprising two distinct layers bonded together using indium bump technology. The top layer is a CMOS imaging array containing analog-to-digital converters, and a buffer memory. The bottom layer takes the form of a configurable array processor (CAP), a highly parallel array of soft programmable processors capable of carrying out complex processing tasks directly on data stored in the top plane. Until recently, the dominant format of data in imaging devices has been analog. The analog photocurrent or sampled voltage is transferred to the ADC via a column or a column/row bus. In the proposed system, an array of analog-to-digital converters is distributed, so that a one-bit cell is associated with one sensor. The analog-to-digital converters are algorithmic current-mode converters. Eight such cells are cascaded to form an 8-bit converter. Additionally, each photosensor is equipped with a current memory cell, and multiple conversions are performed with scaled values of the photocurrent for colour processing.
Từ khóa
#Analog-digital conversion #Sensor arrays #Ultra large scale integration #Photoconductivity #Multimedia communication #Mobile communication #Research and development #Image converters #Image coding #DisplaysTài liệu tham khảo
10.1049/el:19880319
10.1109/4.58292
10.1109/4.297705
10.1109/4.902772
fowler, 1995, CMOS area image sensors with pixel level A/D conversion
10.1109/96.659500
10.1109/16.877174
el gamal, 1999, Pixel Level Processing Why, What and How?, Proc SPIE Electronic Imaging'99 Conf, 3650, 10.1117/12.342849
pommerening, 1981, Hybrid silicon focal plane array development: an update, Proc SPIE, 267, 23, 10.1117/12.959908
eshraghian, 1998, Architectural Mappings for Multimedia Smart-Pixel Arrays, Proc IEEE Int Workshop on Design Test and Applications, 33
rassau, 1999, Massively parallel intelligent pixel implementation of a zerotree entropy video codec for multimedia communications, Proc IFIP Int Conf on VLSI
10.1109/ISSPA.1999.815791
longo, 1978, infrared focal planes in intrinsic semiconductors, IEEE Transactions on Electron Devices, 25, 213, 10.1109/T-ED.1978.19062