30-nm two-step recess gate InP-Based InAlAs/InGaAs HEMTs
Tóm tắt
Two-step recess gate technology has been developed for sub-100-nm gate InP-based InAlAs/InGaAs high-electron mobility transistors (HEMTs). This gate structure is found to be advantageous for the preciseness of the metallurgical gate length as well as a comparable stability to the conventional gate structure with an InP etch stop layer. The two-step recess gate is optimized focusing on the lateral width of the gate recess. Due to the stability of the gate recess with an InP surface, a laterally wide gate recess gives the maximum cutoff frequency, lower gate leakage current, smaller output conductance and higher maximum frequency of oscillation. Finally, the uniformity of the device characteristics evaluated for sub-100-nm HEMTs with the optimized recess width. The result reveals the significant role of the short channel effects on the device uniformity.
Từ khóa
#Indium compounds #Aluminum compounds #Gallium compounds #MODFETs #Millimeter wave FETs #Leakage currentsTài liệu tham khảo
10.1143/JJAP.37.1365
10.1109/16.766866
suemitsu, 2000, gate and recess engineering for ultrahigh-speed inp-based hemts, Topical Workshop on Heterostructure and Microelectronics, 2
10.1109/55.145018
10.1109/16.481725
10.1143/JJAP.37.1359
10.1109/16.40908
10.1016/S0038-1101(97)00119-6
10.1109/ICIPRM.1999.773694
10.1109/IEDM.1998.746339
10.1109/IEDM.1998.746341
10.1109/55.962645
endoh, 2001, fabrication technology and device performance of sub-50-nm-gate inp-based hemts, International Conference on Indium Phosphide and Related Materials, 448
10.1109/16.155871
10.1109/5.135374
10.1109/IEDM.2000.904286