[{"data":1,"prerenderedAt":-1},["ShallowReactive",2],{"_public_publisher_byId_8b1ab588-adfb-4f09-a029-c8d866390e1a":3,"_public_publication_all{\"sortAscending\":false,\"sortField\":\"updateTime\",\"page\":0,\"size\":10,\"facet\":true,\"searchKey\":\"publisherId:8b1ab588-adfb-4f09-a029-c8d866390e1a,\"}":118},{"code":4,"data":5,"meta":24},"SUCCESS",{"id":6,"createTime":7,"updateTime":8,"relativeEntities":9,"slug":10,"properties":11,"entityType":22,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25,"subjectFields":26,"manageAffiliations":51,"indexDatabases":75,"url":117,"thumbnailPath":24,"statistic":24,"gsStatistic":24,"type":24,"analyzePriority":24},"8b1ab588-adfb-4f09-a029-c8d866390e1a","2023-05-29T10:35:37.840+00:00","2025-11-21T09:50:32.764+00:00",[],"IEEE-Transactions-on-Very-Large-Scale-Integration-VLSI-Systems",{"country":12,"issn":14,"introduce":16,"eissn":18,"title":20},{"VOID":13},"US",{"VOID":15},"15579999",{"EN":17},"Design and realization of microelectronic systems using VLSI\u002FULSI technologies requires close collaboration among scientists and engineers in the fields of systems architecture, logic and circuit design, chips and wafer fabrication, packaging, testing, and systems applications. Generation of specifications, design, and verification must be performed at all abstraction levels, including the system, register-transfer, logic, circuit, transistor, and process levels. To address this critical area through a common forum, the IEEE Transactions on VLSI Systems was founded. The editorial board, consisting of international experts, invites original papers which emphasize the novel system integration aspects of microelectronic systems, including interactions among system design and partitioning, logic and memory design, digital and analog circuit design, layout synthesis, CAD tools, chips and wafer fabrication, testing and packaging, and system level qualification. Thus, the coverage of this Transactions focuses on VLSI\u002FULSI microelectronic system integration. Topics of special interest include, but are not strictly limited to, the following: • System Specification, Design and Partitioning, • System-level Test, • Reliable VLSI\u002FULSI Systems, • High Performance Computing and Communication Systems, • Wafer Scale Integration and Multichip Modules (MCMs), • High-Speed Interconnects in Microelectronic Systems, • VLSI\u002FULSI Neural Networks and Their Applications, • Adaptive Computing Systems with FPGA components, • Mixed Analog\u002FDigital Systems, • Cost, Performance Tradeoffs of VLSI\u002FULSI Systems, • Adaptive Computing Using Reconfigurable Components (FPGAs)",{"VOID":19},"10638210",{"EN":21},"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","PUBLISHER","PENDING",null,0,[27,35,43],{"id":28,"createTime":29,"updateTime":30,"relativeEntities":31,"label":32,"description":34,"parentId":24,"standard":24,"scholarHubFieldId":24},"aae089e7-8b62-4df4-ab86-aada3693b3f8","2023-05-29T10:24:07.736+00:00","2023-11-21T07:29:12.850+00:00",[],{"EN":33},"Software",{},{"id":36,"createTime":37,"updateTime":38,"relativeEntities":39,"label":40,"description":42,"parentId":24,"standard":24,"scholarHubFieldId":24},"6dbce0ad-8fe9-432e-b415-2441d8c2f0bd","2023-05-29T10:24:09.981+00:00","2023-11-21T07:29:12.858+00:00",[],{"EN":41},"Hardware and Architecture",{},{"id":44,"createTime":45,"updateTime":46,"relativeEntities":47,"label":48,"description":50,"parentId":24,"standard":24,"scholarHubFieldId":24},"3ca6493e-aecd-4733-965c-52fbf88fe329","2023-05-29T10:24:06.812+00:00","2023-11-21T07:36:36.362+00:00",[],{"EN":49},"Electrical and Electronic Engineering",{},[52,64],{"id":53,"createTime":54,"updateTime":55,"relativeEntities":56,"slug":57,"properties":58,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":62,"url":24,"parentIds":63,"statistic":24},"f181689a-a4d4-46e9-bd7a-8721640a31a1","2023-05-29T10:24:08.821+00:00","2025-11-21T10:07:49.158+00:00",[],"Institute-of-Electrical-and-Electronics-Engineers-Inc-",{"title":59},{"EN":60},"Institute of Electrical and Electronics Engineers Inc.","AFFILIATION",2,[],{"id":65,"createTime":66,"updateTime":67,"relativeEntities":68,"slug":69,"properties":70,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":73,"url":24,"parentIds":74,"statistic":24},"719e7528-6a99-498b-93ff-8370b8c693d2","2023-05-29T12:12:40.863+00:00","2024-02-20T04:51:13.976+00:00",[],"IEEE-INST-ELECTRICAL-ELECTRONICS-ENGINEERS-INC",{"title":71},{"EN":72},"IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC",3,[],[76,96],{"id":77,"indexDatabase":78,"url":92,"indexYears":24,"academicFieldIds":93,"indexDatabaseRanking":24},"6773e9af-5a12-4e67-a9c2-48841c08da84",{"id":79,"createTime":80,"updateTime":81,"relativeEntities":82,"label":83,"description":85,"key":88,"publicationTags":89,"standard":24},"a4921856-b128-4d9f-8f1f-e80813d3bbd4","2023-05-22T09:59:31.026+00:00","2025-11-21T10:07:52.153+00:00",[],{"EN":84,"VI":84},"ISI\u002FSCIE - Science Citation Index Expanded",{"VI":86,"EN":87},"Cơ sở dữ liệu SCIE","SCIE database","scie",[90,91],"SCIE","ISI","https:\u002F\u002Fmjl.clarivate.com\u002Fsearch-results?issn=1063-8210",[94,95],"751df115-4b08-418e-b118-c9d9a4c8e64c","d468d1c4-30c8-449d-b6c2-af2384df16c4",{"id":97,"indexDatabase":98,"url":110,"indexYears":111,"academicFieldIds":112,"indexDatabaseRanking":116},"479806dd-988f-4f7d-bdda-e86a22931c41",{"id":99,"createTime":100,"updateTime":101,"relativeEntities":102,"label":103,"description":105,"key":107,"publicationTags":108,"standard":24},"3c7051d4-eb7d-4c57-a56b-36fc74c5d1e9","2023-05-22T09:57:18.509+00:00","2025-11-21T10:07:52.274+00:00",[],{"EN":104,"VI":104},"Scopus - Elsevier",{"EN":104,"VI":106},"Cơ sở dữ liệu Scopus thuộc Elsevier","scopus",[109],"SCOPUS","https:\u002F\u002Fwww.scopus.com\u002Fsourceid\u002F12300","1993-2025",[113,114,115],"a81768cc-7885-48eb-a85a-170d5a0a5f4f","d5abd5bd-04fc-4adb-ad3e-286daf3b4967","f8ab36fc-bc72-48f2-a425-9f3e042f2272","SCOPUS__Q2","https:\u002F\u002Fieeexplore.ieee.org\u002Fxpl\u002FaboutJournal.jsp?punumber=92",{"meta":119,"data":121},{"total":120},"20",[122,315,506,751,1012,1208,1354,1624,1831,2004],{"id":123,"createTime":124,"updateTime":124,"relativeEntities":125,"slug":126,"properties":127,"entityType":138,"verifyStatus":139,"verifyTime":140,"verifyNote":141,"syncStatus":23,"languages":142,"translateLanguages":24,"viewCount":25,"primaryUrl":144,"fullTextUrl":24,"authors":145,"publicationType":186,"publisherRelationship":187,"citationCount":220,"citationInfo":221,"publishDate":227,"publishYear":228,"citationAnalyzeStatus":23,"lastCitationAnalyze":24,"indexDatabases":24,"openAccess":24,"references":229,"isForceReanalyzing":314},"ede7a2ec-f15d-48c0-946c-3ec3eab6ff7d","2024-12-03T21:48:56.698+00:00",[],"Test-Data-Compression-Using-Efficient-Bitmask-and-Dictionary-Selection-Methods",{"mag":128,"keywords":130,"openalex":131,"abstract":133,"title":134,"doi":136},{"VOID":129},"2106186395",{},{"VOID":132},"W2106186395",{},{"EN":135},"Test Data Compression Using Efficient Bitmask and Dictionary Selection Methods",{"VOID":137},"10.1109\u002Ftvlsi.2009.2024116","PUBLICATION","VERIFIED","2024-12-03T21:48:56.697+00:00","Auto Verify",[143],"EN","http:\u002F\u002Fieeexplore.ieee.org\u002Fdocument\u002F5223633\u002F",[146,169],{"id":147,"sortIndex":148,"researcher":24,"roles":149,"affiliations":150,"properties":162},"0e9eff77-1156-47e9-8389-955d91514fd4",1,[],[151],{"id":152,"sortIndex":25,"affiliation":153,"properties":24},"ac883cef-ddc9-485e-92e4-6cc9ab3ceee9",{"id":154,"createTime":155,"updateTime":156,"relativeEntities":157,"slug":158,"properties":159,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},"515e6ebe-4982-4c74-b8be-61fadfd6f2c6","2024-01-04T22:26:09.266+00:00","2024-12-03T21:48:56.725+00:00",[],"Department-of-Computer-and-Information-Science-and-Engineering-University-of-Florida-Gainesville-FL-USA",{"title":160},{"VI":161},"Department of Computer and Information Science and Engineering, University of Florida, Gainesville, FL, USA",{"openalex":163,"orcid":165,"title":167},{"VOID":164},"A5006818844",{"VOID":166},"https:\u002F\u002Forcid.org\u002F0000-0003-3653-6221",{"EN":168},"Prabhat Mishra",{"id":170,"sortIndex":25,"researcher":24,"roles":171,"affiliations":172,"properties":179},"5fcae852-3d91-4009-8fa9-d5ce3ca4bfae",[],[173],{"id":174,"sortIndex":25,"affiliation":175,"properties":24},"e0e0352b-5df0-47a9-83e6-5f60b116c532",{"id":154,"createTime":155,"updateTime":156,"relativeEntities":176,"slug":158,"properties":177,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},[],{"title":178},{"VI":161},{"openalex":180,"orcid":182,"title":184},{"VOID":181},"A5066320524",{"VOID":183},"https:\u002F\u002Forcid.org\u002F0000-0002-6431-7512",{"EN":185},"Kanad Basu","ARTICLE",{"url":24,"publisher":188,"properties":213},{"id":6,"createTime":7,"updateTime":8,"relativeEntities":189,"slug":10,"properties":190,"entityType":22,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25,"subjectFields":196,"manageAffiliations":197,"indexDatabases":198,"url":117,"thumbnailPath":24,"statistic":24,"gsStatistic":24,"type":24,"analyzePriority":24},[],{"country":191,"issn":192,"introduce":193,"eissn":194,"title":195},{"VOID":13},{"VOID":15},{"EN":17},{"VOID":19},{"EN":21},[],[],[199,206],{"id":77,"indexDatabase":200,"url":92,"indexYears":24,"academicFieldIds":205,"indexDatabaseRanking":24},{"id":79,"createTime":80,"updateTime":81,"relativeEntities":201,"label":202,"description":203,"key":88,"publicationTags":204,"standard":24},[],{"EN":84,"VI":84},{"VI":86,"EN":87},[90,91],[94,95],{"id":97,"indexDatabase":207,"url":110,"indexYears":111,"academicFieldIds":212,"indexDatabaseRanking":116},{"id":99,"createTime":100,"updateTime":101,"relativeEntities":208,"label":209,"description":210,"key":107,"publicationTags":211,"standard":24},[],{"EN":104,"VI":104},{"EN":104,"VI":106},[109],[113,114,115],{"volume":214,"pages":216,"issue":218},{"VOID":215},"18",{"VOID":217},"1277-1286",{"VOID":219},"9",62,{"total":220,"publishYear":24,"statisticByYear":222},{"2012":223,"2013":224,"2014":225,"2015":225,"2016":226,"2017":225,"2018":62,"2019":148,"2020":148,"2021":62,"2023":73,"2024":148},5,6,7,9,"2010-09-01",2010,[230,233,236,239,242,245,248,251,254,257,260,263,266,269,272,275,278,281,284,287,290,293,296,299,302,305,308,311],{"id":24,"text":231,"url":24,"identifiers":232},"10.1109\u002FTC.2007.1057",{"doi":231},{"id":24,"text":234,"url":24,"identifiers":235},"10.1145\u002F1044111.1044117",{"doi":234},{"id":24,"text":237,"url":24,"identifiers":238},"hashempour, 2004, error-resilient test data compression using tunstall codes, Proc IEEE Int Symp Defect Fault Tolerance VLSI Syst, 316",{},{"id":24,"text":240,"url":24,"identifiers":241},"10.1109\u002FDATE.2003.1253596",{"doi":240},{"id":24,"text":243,"url":24,"identifiers":244},"10.1109\u002FTVLSI.2005.844311",{"doi":243},{"id":24,"text":246,"url":24,"identifiers":247},"10.1109\u002FTCAD.2005.862735",{"doi":246},{"id":24,"text":249,"url":24,"identifiers":250},"10.1109\u002FTC.2003.1223641",{"doi":249},{"id":24,"text":252,"url":24,"identifiers":253},"10.1109\u002FTVLSI.2008.2000448",{"doi":252},{"id":24,"text":255,"url":24,"identifiers":256},"10.1109\u002FTCAD.2006.885830",{"doi":255},{"id":24,"text":258,"url":24,"identifiers":259},"10.1109\u002FTCAD.2008.923100",{"doi":258},{"id":24,"text":261,"url":24,"identifiers":262},"10.1109\u002FICCAD.1998.144279",{"doi":261},{"id":24,"text":264,"url":24,"identifiers":265},"10.1109\u002FTEST.2001.966672",{"doi":264},{"id":24,"text":267,"url":24,"identifiers":268},"garey, 1979, Computers and Intractability A Guide to the Theory of NP-Completeness",{},{"id":24,"text":270,"url":24,"identifiers":271},"10.1109\u002FTEST.1996.556959",{"doi":270},{"id":24,"text":273,"url":24,"identifiers":274},"10.1109\u002FTCAD.2008.917563",{"doi":273},{"id":24,"text":276,"url":24,"identifiers":277},"10.1145\u002F1023833.1023853",{"doi":276},{"id":24,"text":279,"url":24,"identifiers":280},"10.1109\u002FTEST.1998.743186",{"doi":279},{"id":24,"text":282,"url":24,"identifiers":283},"10.1109\u002FTCAD.2003.811452",{"doi":282},{"id":24,"text":285,"url":24,"identifiers":286},"10.1109\u002FICCAD.1996.569803",{"doi":285},{"id":24,"text":288,"url":24,"identifiers":289},"10.1109\u002F43.913754",{"doi":288},{"id":24,"text":291,"url":24,"identifiers":292},"10.1145\u002F944027.944032",{"doi":291},{"id":24,"text":294,"url":24,"identifiers":295},"10.1109\u002FDATE.2002.998303",{"doi":294},{"id":24,"text":297,"url":24,"identifiers":298},"10.1109\u002FVTS.2002.1011119",{"doi":297},{"id":24,"text":300,"url":24,"identifiers":301},"10.1109\u002FTEST.2002.1041756",{"doi":300},{"id":24,"text":303,"url":24,"identifiers":304},"10.1109\u002FTEST.2004.1387357",{"doi":303},{"id":24,"text":306,"url":24,"identifiers":307},"10.1109\u002FTEST.2002.1041776",{"doi":306},{"id":24,"text":309,"url":24,"identifiers":310},"cormen, 2001, Introduction to Algorithms",{},{"id":24,"text":312,"url":24,"identifiers":313},"10.1145\u002F1366110.1366132",{"doi":312},false,{"id":316,"createTime":317,"updateTime":317,"relativeEntities":318,"slug":319,"properties":320,"entityType":138,"verifyStatus":139,"verifyTime":331,"verifyNote":141,"syncStatus":23,"languages":332,"translateLanguages":24,"viewCount":25,"primaryUrl":333,"fullTextUrl":24,"authors":334,"publicationType":186,"publisherRelationship":379,"citationCount":225,"citationInfo":411,"publishDate":413,"publishYear":414,"citationAnalyzeStatus":23,"lastCitationAnalyze":24,"indexDatabases":24,"openAccess":24,"references":415,"isForceReanalyzing":314},"d84f075a-e99f-4e98-903b-47a844b0f94f","2024-12-03T21:48:55.575+00:00",[],"Scan-Power-Reduction-for-Linear-Test-Compression-Schemes-Through-Seed-Selection",{"mag":321,"keywords":323,"openalex":324,"abstract":326,"title":327,"doi":329},{"VOID":322},"2057660425",{},{"VOID":325},"W2057660425",{},{"EN":328},"Scan Power Reduction for Linear Test Compression Schemes Through Seed Selection",{"VOID":330},"10.1109\u002Ftvlsi.2011.2173509","2024-12-03T21:48:55.574+00:00",[143],"http:\u002F\u002Fieeexplore.ieee.org\u002Fdocument\u002F6086583\u002F",[335,360],{"id":336,"sortIndex":148,"researcher":24,"roles":337,"affiliations":338,"properties":353},"d8a1aaac-8af4-4b26-92d6-fe41c7e5f258",[],[339],{"id":340,"sortIndex":25,"affiliation":341,"properties":350},"b289b345-0a25-4781-aee8-a3ace5397dbb",{"id":342,"createTime":343,"updateTime":344,"relativeEntities":345,"slug":346,"properties":347,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},"45fb4f64-027e-48ed-96a9-dda4143e5a23","2024-01-28T16:37:57.128+00:00","2024-12-03T21:48:55.646+00:00",[],"Department-of-Computer-Science-and-Engineering-University-of-California-San-Diego-CA-United-States",{"title":348},{"VI":349},"Department of Computer Science and Engineering, University of California, San Diego, CA, United States",{"title":351},{"EN":352},"Department of Computer Science and Engineering, University of California San Diego, CA, USA;",{"openalex":354,"orcid":356,"title":358},{"VOID":355},"A5006811625",{"VOID":357},"https:\u002F\u002Forcid.org\u002F0000-0002-6104-3923",{"EN":359},"Alex Orailoğlu",{"id":361,"sortIndex":25,"researcher":24,"roles":362,"affiliations":363,"properties":372},"8c9b163c-9e05-4e28-8709-578d10e6e3ad",[],[364],{"id":365,"sortIndex":25,"affiliation":366,"properties":370},"9bdc64d6-b002-4ee0-8445-27729d198851",{"id":342,"createTime":343,"updateTime":344,"relativeEntities":367,"slug":346,"properties":368,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},[],{"title":369},{"VI":349},{"title":371},{"EN":352},{"openalex":373,"orcid":375,"title":377},{"VOID":374},"A5101673000",{"VOID":376},"https:\u002F\u002Forcid.org\u002F0000-0001-5987-8772",{"EN":378},"Mingjing Chen",{"url":24,"publisher":380,"properties":405},{"id":6,"createTime":7,"updateTime":8,"relativeEntities":381,"slug":10,"properties":382,"entityType":22,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25,"subjectFields":388,"manageAffiliations":389,"indexDatabases":390,"url":117,"thumbnailPath":24,"statistic":24,"gsStatistic":24,"type":24,"analyzePriority":24},[],{"country":383,"issn":384,"introduce":385,"eissn":386,"title":387},{"VOID":13},{"VOID":15},{"EN":17},{"VOID":19},{"EN":21},[],[],[391,398],{"id":77,"indexDatabase":392,"url":92,"indexYears":24,"academicFieldIds":397,"indexDatabaseRanking":24},{"id":79,"createTime":80,"updateTime":81,"relativeEntities":393,"label":394,"description":395,"key":88,"publicationTags":396,"standard":24},[],{"EN":84,"VI":84},{"VI":86,"EN":87},[90,91],[94,95],{"id":97,"indexDatabase":399,"url":110,"indexYears":111,"academicFieldIds":404,"indexDatabaseRanking":116},{"id":99,"createTime":100,"updateTime":101,"relativeEntities":400,"label":401,"description":402,"key":107,"publicationTags":403,"standard":24},[],{"EN":104,"VI":104},{"EN":104,"VI":106},[109],[113,114,115],{"volume":406,"pages":407,"issue":409},{"VOID":120},{"VOID":408},"2170-2183",{"VOID":410},"12",{"total":225,"publishYear":24,"statisticByYear":412},{"2013":62,"2014":148,"2015":62,"2016":62},"2012-12-01",2012,[416,419,422,425,428,431,434,437,440,443,446,449,452,455,458,461,464,467,471,474,477,480,482,485,488,491,494,497,500,503],{"id":24,"text":417,"url":24,"identifiers":418},"10.1109\u002FTCAD.2009.2015741",{"doi":417},{"id":24,"text":420,"url":24,"identifiers":421},"wang, 2005, Test data compression for IP embedded cores using selective encoding for scan slices, Proc ITC, 581",{},{"id":24,"text":423,"url":24,"identifiers":424},"10.1109\u002FTCAD.2003.811451",{"doi":423},{"id":24,"text":426,"url":24,"identifiers":427},"10.1109\u002FMDT.2006.105",{"doi":426},{"id":24,"text":429,"url":24,"identifiers":430},"10.1109\u002FMDT.2002.1003802",{"doi":429},{"id":24,"text":432,"url":24,"identifiers":433},"10.1109\u002FTEST.2004.1386971",{"doi":432},{"id":24,"text":435,"url":24,"identifiers":436},"10.1109\u002FTCAD.2008.923418",{"doi":435},{"id":24,"text":438,"url":24,"identifiers":439},"10.1109\u002FDAC.2007.375221",{"doi":438},{"id":24,"text":441,"url":24,"identifiers":442},"10.1109\u002F43.736572",{"doi":441},{"id":24,"text":444,"url":24,"identifiers":445},"10.1109\u002FTEST.2003.1270887",{"doi":444},{"id":24,"text":447,"url":24,"identifiers":448},"10.1145\u002F1391469.1391680",{"doi":447},{"id":24,"text":450,"url":24,"identifiers":451},"10.1109\u002FDAC.1992.227782",{"doi":450},{"id":24,"text":453,"url":24,"identifiers":454},"rao, 2001, Test application time and volume compression through seed overlapping, Proc DAC, 732",{},{"id":24,"text":456,"url":24,"identifiers":457},"lee, 1993, On the generation of test patterns for combinational circuits",{},{"id":24,"text":459,"url":24,"identifiers":460},"10.1109\u002FTEST.2001.966711",{"doi":459},{"id":24,"text":462,"url":24,"identifiers":463},"10.1145\u002F1687399.1687417",{"doi":462},{"id":24,"text":465,"url":24,"identifiers":466},"sankaralingam, 2000, Adapting scan architecture for low power operation, Proc VTS, 35",{},{"id":24,"text":468,"url":24,"identifiers":469},"balakrishnan, 2006, Improving linear test data compression, IEEE Trans Very Large Scale Integr (VLSI) Syst, 14, 1227, 10.1109\u002FTVLSI.2006.886417",{"doi":470},"10.1109\u002FTVLSI.2006.886417",{"id":24,"text":472,"url":24,"identifiers":473},"10.1109\u002FVTEST.1999.766654",{"doi":472},{"id":24,"text":475,"url":24,"identifiers":476},"10.1109\u002FTCAD.2004.826558",{"doi":475},{"id":24,"text":478,"url":24,"identifiers":479},"10.1109\u002FTC.2003.1244945",{"doi":478},{"id":24,"text":288,"url":24,"identifiers":481},{"doi":288},{"id":24,"text":483,"url":24,"identifiers":484},"10.1109\u002FTEST.2003.1271098",{"doi":483},{"id":24,"text":486,"url":24,"identifiers":487},"xiang, 2003, A cost-effective scan architecture for scan testing with non-scan test power and test application cost, Proc DAC, 744",{},{"id":24,"text":489,"url":24,"identifiers":490},"10.1109\u002FTEST.2008.4700585",{"doi":489},{"id":24,"text":492,"url":24,"identifiers":493},"li, 2008, On capture power-aware test data compression for scan-based testing, Proc ICCAD, 67",{},{"id":24,"text":495,"url":24,"identifiers":496},"10.1109\u002FTEST.2009.5355554",{"doi":495},{"id":24,"text":498,"url":24,"identifiers":499},"wu, 2008, Reducing power supply noise in linear-decompressor-based test data compression environment forat-speed scan testing, ITC",{},{"id":24,"text":501,"url":24,"identifiers":502},"strang, 1988, Linear Algebra and its Applications",{},{"id":24,"text":504,"url":24,"identifiers":505},"10.1109\u002FTC.2007.1002",{"doi":504},{"id":507,"createTime":508,"updateTime":508,"relativeEntities":509,"slug":510,"properties":511,"entityType":138,"verifyStatus":139,"verifyTime":508,"verifyNote":141,"syncStatus":23,"languages":522,"translateLanguages":24,"viewCount":25,"primaryUrl":523,"fullTextUrl":24,"authors":524,"publicationType":186,"publisherRelationship":623,"citationCount":655,"citationInfo":656,"publishDate":662,"publishYear":414,"citationAnalyzeStatus":23,"lastCitationAnalyze":24,"indexDatabases":24,"openAccess":24,"references":663,"isForceReanalyzing":314},"d63202e5-353f-476f-a03e-129477d4f865","2024-10-09T17:01:41.177+00:00",[],"Period-Extension-and-Randomness-Enhancement-Using-High-Throughput-Reseeding-Mixing-PRNG",{"mag":512,"keywords":514,"openalex":515,"abstract":517,"title":518,"doi":520},{"VOID":513},"1976546042",{},{"VOID":516},"W1976546042",{},{"EN":519},"Period Extension and Randomness Enhancement Using High-Throughput Reseeding-Mixing PRNG",{"VOID":521},"10.1109\u002Ftvlsi.2010.2103332",[143],"http:\u002F\u002Fieeexplore.ieee.org\u002Fdocument\u002F5711011\u002F",[525,545,568,589,606],{"id":526,"sortIndex":62,"researcher":24,"roles":527,"affiliations":528,"properties":540},"8d839bf4-a68f-4d5f-b73b-da8f2f19e9a8",[],[529],{"id":530,"sortIndex":25,"affiliation":531,"properties":24},"4df9205c-1f8e-477f-9f7b-addbf5eac1e4",{"id":532,"createTime":533,"updateTime":534,"relativeEntities":535,"slug":536,"properties":537,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},"c7ce2a4b-72f5-4d35-8960-a25093dccebb","2024-10-03T23:55:21.960+00:00","2024-10-09T17:01:41.192+00:00",[],"Dept-of-Electr-Eng-Nat-Tsing-Hua-Univ-Hsinchu-Taiwan-TAB-",{"title":538},{"EN":539},"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#",{"openalex":541,"title":543},{"VOID":542},"A5100885664",{"EN":544},"Tsin‐Yuan Chang",{"id":546,"sortIndex":547,"researcher":24,"roles":548,"affiliations":549,"properties":561},"4510d77e-0f8a-4046-a9be-a2bade685075",4,[],[550],{"id":551,"sortIndex":25,"affiliation":552,"properties":24},"db62efb5-78f4-4e06-b277-4d417353d6e9",{"id":553,"createTime":554,"updateTime":555,"relativeEntities":556,"slug":557,"properties":558,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},"19f80b79-df72-4987-873a-0369791d8cb4","2024-10-09T17:01:41.230+00:00","2024-10-12T10:08:40.218+00:00",[],"Inst-of-Phys-Acad-Sinica-Taipei-Taiwan",{"title":559},{"EN":560},"Inst. of Phys., Acad. Sinica, Taipei, Taiwan",{"openalex":562,"orcid":564,"title":566},{"VOID":563},"A5090695482",{"VOID":565},"https:\u002F\u002Forcid.org\u002F0000-0002-0603-8224",{"EN":567},"Kiwing To",{"id":569,"sortIndex":73,"researcher":24,"roles":570,"affiliations":571,"properties":582},"352abb4a-dfa1-44cb-982b-6e42fea55ec6",[],[572],{"id":573,"sortIndex":25,"affiliation":574,"properties":24},"ccc6ecae-b48d-4891-89e3-e60a6d6d3f80",{"id":575,"createTime":576,"updateTime":576,"relativeEntities":577,"slug":578,"properties":579,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},"d2e747fa-b291-44ba-83dc-5d27cbd0bc19","2024-10-09T17:01:41.218+00:00",[],"Dept-of-Math-Sci-Univ-of-Memphis-Memphis-TN-USA",{"title":580},{"EN":581},"Dept. of Math. Sci., Univ. of Memphis, Memphis, TN, USA",{"openalex":583,"orcid":585,"title":587},{"VOID":584},"A5030657372",{"VOID":586},"https:\u002F\u002Forcid.org\u002F0000-0002-7350-9751",{"EN":588},"Lih‐Yuan Deng",{"id":590,"sortIndex":148,"researcher":24,"roles":591,"affiliations":592,"properties":599},"de6b6801-1fe2-4ee3-8c7f-fcdd1bd5289b",[],[593],{"id":594,"sortIndex":25,"affiliation":595,"properties":24},"b8e54fa3-6dc4-4de6-a33d-d1db0be2cf1c",{"id":532,"createTime":533,"updateTime":534,"relativeEntities":596,"slug":536,"properties":597,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},[],{"title":598},{"EN":539},{"openalex":600,"orcid":602,"title":604},{"VOID":601},"A5059884632",{"VOID":603},"https:\u002F\u002Forcid.org\u002F0000-0001-5651-7584",{"EN":605},"Yuan‐Ho Chen",{"id":607,"sortIndex":25,"researcher":24,"roles":608,"affiliations":609,"properties":616},"cfb50e7e-27d3-468c-aa9e-77e453b27c34",[],[610],{"id":611,"sortIndex":25,"affiliation":612,"properties":24},"8e242762-f5a1-4941-b8ab-cf7e658c4d92",{"id":532,"createTime":533,"updateTime":534,"relativeEntities":613,"slug":536,"properties":614,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},[],{"title":615},{"EN":539},{"openalex":617,"orcid":619,"title":621},{"VOID":618},"A5060831778",{"VOID":620},"https:\u002F\u002Forcid.org\u002F0000-0002-0321-8908",{"EN":622},"Chung‐Yi Li",{"url":24,"publisher":624,"properties":649},{"id":6,"createTime":7,"updateTime":8,"relativeEntities":625,"slug":10,"properties":626,"entityType":22,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25,"subjectFields":632,"manageAffiliations":633,"indexDatabases":634,"url":117,"thumbnailPath":24,"statistic":24,"gsStatistic":24,"type":24,"analyzePriority":24},[],{"country":627,"issn":628,"introduce":629,"eissn":630,"title":631},{"VOID":13},{"VOID":15},{"EN":17},{"VOID":19},{"EN":21},[],[],[635,642],{"id":77,"indexDatabase":636,"url":92,"indexYears":24,"academicFieldIds":641,"indexDatabaseRanking":24},{"id":79,"createTime":80,"updateTime":81,"relativeEntities":637,"label":638,"description":639,"key":88,"publicationTags":640,"standard":24},[],{"EN":84,"VI":84},{"VI":86,"EN":87},[90,91],[94,95],{"id":97,"indexDatabase":643,"url":110,"indexYears":111,"academicFieldIds":648,"indexDatabaseRanking":116},{"id":99,"createTime":100,"updateTime":101,"relativeEntities":644,"label":645,"description":646,"key":107,"publicationTags":647,"standard":24},[],{"EN":104,"VI":104},{"EN":104,"VI":106},[109],[113,114,115],{"volume":650,"pages":651,"issue":653},{"VOID":120},{"VOID":652},"385-389",{"VOID":654},"2",88,{"total":655,"publishYear":24,"statisticByYear":657},{"2012":547,"2013":658,"2014":73,"2015":659,"2016":73,"2017":226,"2018":660,"2019":661,"2020":224,"2021":224,"2022":224,"2023":73,"2024":148},11,10,12,13,"2012-02-01",[664,667,670,673,676,679,682,685,688,691,694,697,700,703,706,709,712,715,718,721,724,727,730,733,736,739,742,745,748],{"id":24,"text":665,"url":24,"identifiers":666},"10.1109\u002FISCAS.2006.1693235",{"doi":665},{"id":24,"text":668,"url":24,"identifiers":669},"10.1007\u002F978-3-540-79992-4_27",{"doi":668},{"id":24,"text":671,"url":24,"identifiers":672},"mukhopadhyay, 2009, Group properties of non-linear cellular automata, Journal of Cellular Automata, 5, 139",{},{"id":24,"text":674,"url":24,"identifiers":675},"10.1016\u002F0375-9601(96)00179-X",{"doi":674},{"id":24,"text":677,"url":24,"identifiers":678},"10.1049\u002Fel:19980680",{"doi":677},{"id":24,"text":680,"url":24,"identifiers":681},"10.1049\u002Fel:19981377",{"doi":680},{"id":24,"text":683,"url":24,"identifiers":684},"li, 2001, Pseudo-random bit generator based on couple chaotic systems and its application in stream-ciphers cryptography, Progr Cryptol -INDOCRYPT, 2247, 316",{},{"id":24,"text":686,"url":24,"identifiers":687},"10.1109\u002F81.904880",{"doi":686},{"id":24,"text":689,"url":24,"identifiers":690},"10.1109\u002F81.915385",{"doi":689},{"id":24,"text":692,"url":24,"identifiers":693},"10.1063\u002F1.1772731",{"doi":692},{"id":24,"text":695,"url":24,"identifiers":696},"10.1109\u002FVDAT.2010.5496703",{"doi":695},{"id":24,"text":698,"url":24,"identifiers":699},"10.1007\u002Fs001459900024",{"doi":698},{"id":24,"text":701,"url":24,"identifiers":702},"10.1109\u002FTCAD.2006.882509",{"doi":701},{"id":24,"text":704,"url":24,"identifiers":705},"knuth, 1981, The art of computer programming",{},{"id":24,"text":707,"url":24,"identifiers":708},"10.1145\u002F264029.264056",{"doi":707},{"id":24,"text":710,"url":24,"identifiers":711},"10.1007\u002F11863854_29",{"doi":710},{"id":24,"text":713,"url":24,"identifiers":714},"lehmer, 1951, Mathematical methods in large-scale computing units, Proc 2nd Symp Large-Scale Digital Computing Machinery, 141",{},{"id":24,"text":716,"url":24,"identifiers":717},"10.1145\u002F1044322.1044323",{"doi":716},{"id":24,"text":719,"url":24,"identifiers":720},"10.1145\u002F945511.945513",{"doi":719},{"id":24,"text":722,"url":24,"identifiers":723},"kennedy, 2000, Chaotic Electronics in Telecommunications",{},{"id":24,"text":725,"url":24,"identifiers":726},"10.1137\u002F0215025",{"doi":725},{"id":24,"text":728,"url":24,"identifiers":729},"gentle, 2003, Random Number Generation and Monte Carlo Methods",{},{"id":24,"text":731,"url":24,"identifiers":732},"li, 2006, A chaos-based pseudo random number generator using timing-based reseeding method, Proc IEEE Int Symp Circuits Syst, 3277",{},{"id":24,"text":734,"url":24,"identifiers":735},"10.1109\u002FTCSI.2007.890622",{"doi":734},{"id":24,"text":737,"url":24,"identifiers":738},"10.1142\u002FS0218127406016574",{"doi":737},{"id":24,"text":740,"url":24,"identifiers":741},"10.1142\u002FS0218127405014052",{"doi":740},{"id":24,"text":743,"url":24,"identifiers":744},"addabbo, 2008, On the efficient digital implementation of nonlinear congruential generators derived from the Rènyi chaotic map, Proc IEEE Int Conf Instrum Meas Technol, 1707",{},{"id":24,"text":746,"url":24,"identifiers":747},"10.1109\u002F12.364534",{"doi":746},{"id":24,"text":749,"url":24,"identifiers":750},"rukhin, 2008, A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications",{},{"id":752,"createTime":753,"updateTime":753,"relativeEntities":754,"slug":755,"properties":756,"entityType":138,"verifyStatus":139,"verifyTime":753,"verifyNote":141,"syncStatus":23,"languages":767,"translateLanguages":24,"viewCount":25,"primaryUrl":768,"fullTextUrl":24,"authors":769,"publicationType":186,"publisherRelationship":851,"citationCount":883,"citationInfo":884,"publishDate":887,"publishYear":888,"citationAnalyzeStatus":23,"lastCitationAnalyze":24,"indexDatabases":24,"openAccess":24,"references":889,"isForceReanalyzing":314},"0fb39e5c-7fa7-4fa7-9f03-c3f3043de2eb","2024-09-25T15:38:24.802+00:00",[],"High-Speed-and-Energy-Efficient-Carry-Skip-Adder-Operating-Under-a-Wide-Range-of-Supply-Voltage-Levels",{"mag":757,"keywords":759,"openalex":760,"abstract":762,"title":763,"doi":765},{"VOID":758},"1974524309",{},{"VOID":761},"W1974524309",{},{"EN":764},"High-Speed and Energy-Efficient Carry Skip Adder Operating Under a Wide Range of Supply Voltage Levels",{"VOID":766},"10.1109\u002Ftvlsi.2015.2405133",[143],"https:\u002F\u002Fieeexplore.ieee.org\u002Fdocument\u002F7058384\u002F",[770,792,809,826],{"id":771,"sortIndex":25,"researcher":24,"roles":772,"affiliations":773,"properties":785},"85a9525f-6f10-4dfb-9451-9d7994658e27",[],[774],{"id":775,"sortIndex":25,"affiliation":776,"properties":24},"81e78ded-13aa-425f-a71e-75368e2b09a1",{"id":777,"createTime":778,"updateTime":779,"relativeEntities":780,"slug":781,"properties":782,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},"1616d0f5-744f-4d81-abd8-78bc0c635167","2024-01-01T07:09:56.388+00:00","2024-12-30T11:12:29.194+00:00",[],"School-of-Electrical-and-Computer-Engineering-University-of-Tehran-Tehran-Iran",{"title":783},{"VI":784},"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran",{"openalex":786,"orcid":788,"title":790},{"VOID":787},"A5066646879",{"VOID":789},"https:\u002F\u002Forcid.org\u002F0000-0002-2964-2504",{"EN":791},"Milad Bahadori",{"id":793,"sortIndex":148,"researcher":24,"roles":794,"affiliations":795,"properties":802},"f94262e2-f80f-4be9-903c-def29256cfac",[],[796],{"id":797,"sortIndex":25,"affiliation":798,"properties":24},"f07d57f4-c81f-405b-97b6-5a5125f019c3",{"id":777,"createTime":778,"updateTime":779,"relativeEntities":799,"slug":781,"properties":800,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},[],{"title":801},{"VI":784},{"openalex":803,"orcid":805,"title":807},{"VOID":804},"A5042809860",{"VOID":806},"https:\u002F\u002Forcid.org\u002F0000-0001-7098-6440",{"EN":808},"Mehdi Kamal",{"id":810,"sortIndex":62,"researcher":24,"roles":811,"affiliations":812,"properties":819},"cd2b42ad-de0c-477c-8aef-9002d28c4a35",[],[813],{"id":814,"sortIndex":25,"affiliation":815,"properties":24},"77f79a58-4453-41ee-8eb6-0b70d21d99d0",{"id":777,"createTime":778,"updateTime":779,"relativeEntities":816,"slug":781,"properties":817,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},[],{"title":818},{"VI":784},{"openalex":820,"orcid":822,"title":824},{"VOID":821},"A5074063358",{"VOID":823},"https:\u002F\u002Forcid.org\u002F0000-0001-8614-2007",{"EN":825},"Ali Afzali‐Kusha",{"id":827,"sortIndex":73,"researcher":24,"roles":828,"affiliations":829,"properties":844},"98bad093-6050-40ec-9fa9-f1601e2496ba",[],[830],{"id":831,"sortIndex":25,"affiliation":832,"properties":841},"28135635-005c-40db-94ee-57b14308aba3",{"id":833,"createTime":834,"updateTime":835,"relativeEntities":836,"slug":837,"properties":838,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},"1a732986-317c-4182-b41c-92e84f4442b4","2023-12-03T06:56:01.025+00:00","2024-11-27T16:05:50.188+00:00",[],"Department-of-Electrical-Engineering-University-of-Southern-California-Los-Angeles-CA-United-States",{"title":839},{"VI":840},"Department of Electrical Engineering, University of Southern California, Los Angeles, CA, United States",{"title":842},{"EN":843},"Department of Electrical Engineering , University of Southern California , Los Angeles, CA, USA",{"openalex":845,"orcid":847,"title":849},{"VOID":846},"A5044650311",{"VOID":848},"https:\u002F\u002Forcid.org\u002F0000-0002-2677-7307",{"EN":850},"Massoud Pedram",{"url":24,"publisher":852,"properties":877},{"id":6,"createTime":7,"updateTime":8,"relativeEntities":853,"slug":10,"properties":854,"entityType":22,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25,"subjectFields":860,"manageAffiliations":861,"indexDatabases":862,"url":117,"thumbnailPath":24,"statistic":24,"gsStatistic":24,"type":24,"analyzePriority":24},[],{"country":855,"issn":856,"introduce":857,"eissn":858,"title":859},{"VOID":13},{"VOID":15},{"EN":17},{"VOID":19},{"EN":21},[],[],[863,870],{"id":77,"indexDatabase":864,"url":92,"indexYears":24,"academicFieldIds":869,"indexDatabaseRanking":24},{"id":79,"createTime":80,"updateTime":81,"relativeEntities":865,"label":866,"description":867,"key":88,"publicationTags":868,"standard":24},[],{"EN":84,"VI":84},{"VI":86,"EN":87},[90,91],[94,95],{"id":97,"indexDatabase":871,"url":110,"indexYears":111,"academicFieldIds":876,"indexDatabaseRanking":116},{"id":99,"createTime":100,"updateTime":101,"relativeEntities":872,"label":873,"description":874,"key":107,"publicationTags":875,"standard":24},[],{"EN":104,"VI":104},{"EN":104,"VI":106},[109],[113,114,115],{"volume":878,"pages":880,"issue":882},{"VOID":879},"24",{"VOID":881},"421-433",{"VOID":654},55,{"total":883,"publishYear":24,"statisticByYear":885},{"2016":547,"2017":225,"2018":886,"2019":659,"2020":224,"2021":224,"2022":225,"2023":224,"2024":148},8,"2016-02-01",2016,[890,893,896,899,902,905,908,911,914,918,921,924,927,930,933,936,939,942,945,948,951,954,957,960,963,966,969,972,975,979,982,985,988,991,994,997,1000,1003,1006,1009],{"id":24,"text":891,"url":24,"identifiers":892},"10.1109\u002FTC.1982.1675982",{"doi":891},{"id":24,"text":894,"url":24,"identifiers":895},"2010, Nangate 45 nm Open Cell Library",{},{"id":24,"text":897,"url":24,"identifiers":898},"10.1109\u002FTVLSI.2009.2022531",{"doi":897},{"id":24,"text":900,"url":24,"identifiers":901},"10.1109\u002FTVLSI.2009.2026280",{"doi":900},{"id":24,"text":903,"url":24,"identifiers":904},"ghosh, 2008, Exploring high-speed low-power hybrid arithmetic units at scaled supply and adaptive clock-stretching, Proc Asia South Pacific Design Autom Conf (ASPDAC), 635",{},{"id":24,"text":906,"url":24,"identifiers":907},"10.1145\u002F1283780.1283822",{"doi":906},{"id":24,"text":909,"url":24,"identifiers":910},"rabaey, 2003, Digital Integrated Circuits A Design Perspective",{},{"id":24,"text":912,"url":24,"identifiers":913},"du, 2012, High performance reliable variable latency carry select addition, Proc Design Autom Test Eur Conf Exhibition (DATE), 1257",{},{"id":24,"text":915,"url":24,"identifiers":916},"su, 2011, Performance optimization using variable-latency design style, IEEE Trans Very Large Scale Integr (VLSI) Syst, 19, 1874, 10.1109\u002FTVLSI.2010.2058874",{"doi":917},"10.1109\u002FTVLSI.2010.2058874",{"id":24,"text":919,"url":24,"identifiers":920},"10.1109\u002FISQED.2010.5450484",{"doi":919},{"id":24,"text":922,"url":24,"identifiers":923},"10.1109\u002FJPROC.2009.2035453",{"doi":922},{"id":24,"text":925,"url":24,"identifiers":926},"10.1109\u002FJPROC.2009.2034764",{"doi":925},{"id":24,"text":928,"url":24,"identifiers":929},"2011, Synopsys HSPICE",{},{"id":24,"text":931,"url":24,"identifiers":932},"jain, 2012, A 280 mV-to-1.2 V wide-operating-range IA-32 processor in 32 nm CMOS, IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC), 66",{},{"id":24,"text":934,"url":24,"identifiers":935},"zimmermann, 1998, Binary adder architectures for cell-based VLSI and their synthesis",{},{"id":24,"text":937,"url":24,"identifiers":938},"10.1109\u002FACSSC.2003.1292373",{"doi":937},{"id":24,"text":940,"url":24,"identifiers":941},"10.1109\u002FTC.1973.5009159",{"doi":940},{"id":24,"text":943,"url":24,"identifiers":944},"10.1109\u002FARITH.2003.1207688",{"doi":943},{"id":24,"text":946,"url":24,"identifiers":947},"10.1109\u002FTEC.1961.5219274",{"doi":946},{"id":24,"text":949,"url":24,"identifiers":950},"10.1109\u002FDSD.2004.1333335",{"doi":949},{"id":24,"text":952,"url":24,"identifiers":953},"10.1109\u002FTCSI.2002.807517",{"doi":952},{"id":24,"text":955,"url":24,"identifiers":956},"10.1109\u002FTVLSI.2005.848819",{"doi":955},{"id":24,"text":958,"url":24,"identifiers":959},"10.1145\u002F1013235.1013312",{"doi":958},{"id":24,"text":961,"url":24,"identifiers":962},"10.1109\u002FJSSC.2004.838019",{"doi":961},{"id":24,"text":964,"url":24,"identifiers":965},"10.1109\u002FICCD.2003.1240880",{"doi":964},{"id":24,"text":967,"url":24,"identifiers":968},"10.1109\u002FICCD.2005.71",{"doi":967},{"id":24,"text":970,"url":24,"identifiers":971},"10.1109\u002FTVLSI.2010.2101621",{"doi":970},{"id":24,"text":973,"url":24,"identifiers":974},"10.1109\u002FLPE.2005.195498",{"doi":973},{"id":24,"text":976,"url":24,"identifiers":977},"he, 2008, A power-delay efficient hybrid carry-lookahead\u002Fcarry-select based redundant binary to two’s complement converter, IEEE Trans Circuits Syst I Reg Papers, 55, 336, 10.1109\u002FTCSI.2007.913610",{"doi":978},"10.1109\u002FTCSI.2007.913610",{"id":24,"text":980,"url":24,"identifiers":981},"10.1109\u002F82.539001",{"doi":980},{"id":24,"text":983,"url":24,"identifiers":984},"10.1109\u002FJSSC.2008.2010795",{"doi":983},{"id":24,"text":986,"url":24,"identifiers":987},"10.1109\u002FTVLSI.2005.848806",{"doi":986},{"id":24,"text":989,"url":24,"identifiers":990},"koren, 2002, Computer Arithmetic Algorithms",{},{"id":24,"text":992,"url":24,"identifiers":993},"10.1109\u002FPGEC.1967.264605",{"doi":992},{"id":24,"text":995,"url":24,"identifiers":996},"10.1109\u002FARITH.1989.72814",{"doi":995},{"id":24,"text":998,"url":24,"identifiers":999},"10.1109\u002FTC.1987.1676855",{"doi":998},{"id":24,"text":1001,"url":24,"identifiers":1002},"10.1109\u002F12.277297",{"doi":1001},{"id":24,"text":1004,"url":24,"identifiers":1005},"10.1109\u002F12.156534",{"doi":1004},{"id":24,"text":1007,"url":24,"identifiers":1008},"jia, 2003, Static CMOS implementation of logarithmic skip adder, Proc IEEE Conf Electron Devices Solid-State Circuits, 509",{},{"id":24,"text":1010,"url":24,"identifiers":1011},"10.1109\u002F12.247841",{"doi":1010},{"id":1013,"createTime":1014,"updateTime":1014,"relativeEntities":1015,"slug":1016,"properties":1017,"entityType":138,"verifyStatus":139,"verifyTime":1014,"verifyNote":141,"syncStatus":23,"languages":1028,"translateLanguages":24,"viewCount":25,"primaryUrl":1029,"fullTextUrl":24,"authors":1030,"publicationType":186,"publisherRelationship":1119,"citationCount":1152,"citationInfo":1153,"publishDate":1155,"publishYear":1156,"citationAnalyzeStatus":23,"lastCitationAnalyze":24,"indexDatabases":24,"openAccess":24,"references":1157,"isForceReanalyzing":314},"5963ccf5-712d-4f91-a103-33b6a1fdb91e","2024-09-25T15:38:21.520+00:00",[],"Comparison-of-high-performance-VLSI-adders-in-the-energy-delay-space",{"mag":1018,"keywords":1020,"openalex":1021,"abstract":1023,"title":1024,"doi":1026},{"VOID":1019},"2156359452",{},{"VOID":1022},"W2156359452",{},{"EN":1025},"Comparison of high-performance VLSI adders in the energy-delay space",{"VOID":1027},"10.1109\u002Ftvlsi.2005.848819",[143],"http:\u002F\u002Fieeexplore.ieee.org\u002Fdocument\u002F1458793\u002F",[1031,1051,1072,1089,1104],{"id":1032,"sortIndex":62,"researcher":24,"roles":1033,"affiliations":1034,"properties":1046},"daca4c84-750d-41f8-ba72-66cf92196389",[],[1035],{"id":1036,"sortIndex":25,"affiliation":1037,"properties":24},"5f2f6c8c-459f-492c-980f-022723642535",{"id":1038,"createTime":1039,"updateTime":1040,"relativeEntities":1041,"slug":1042,"properties":1043,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},"04051c25-7a1b-4664-894a-38d77d021bcd","2024-09-25T15:38:21.529+00:00","2025-06-11T17:19:04.144+00:00",[],"Advanced-Computer-Systems-Engineering-Laboratory-ACSEL-Electrical-and-Computer-Engineering-Department-University-of-California-Davis-CA-USA",{"title":1044},{"EN":1045},"Advanced Computer Systems Engineering Laboratory (ACSEL), Electrical and Computer Engineering Department, University of California, Davis, CA, USA",{"openalex":1047,"title":1049},{"VOID":1048},"A5091651695",{"EN":1050},"H.Q. Dao",{"id":1052,"sortIndex":547,"researcher":24,"roles":1053,"affiliations":1054,"properties":1065},"b37799c4-240a-45c3-8114-2acd48dfe1ad",[],[1055],{"id":1056,"sortIndex":25,"affiliation":1057,"properties":24},"b97f4413-37be-44d3-a218-ace03d8f05ba",{"id":1058,"createTime":1059,"updateTime":1059,"relativeEntities":1060,"slug":1061,"properties":1062,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},"5308898f-c0bd-4b69-b87e-03c2bc4dd8e1","2024-09-25T15:38:21.545+00:00",[],"Microprocessor-Research-Laboratories-Intel-Corporation-Hillsboro-OR-USA",{"title":1063},{"EN":1064},"Microprocessor Research Laboratories, Intel Corporation, Hillsboro, OR, USA",{"openalex":1066,"orcid":1068,"title":1070},{"VOID":1067},"A5074107306",{"VOID":1069},"https:\u002F\u002Forcid.org\u002F0000-0002-2428-7099",{"EN":1071},"Ram Krishnamurthy",{"id":1073,"sortIndex":73,"researcher":24,"roles":1074,"affiliations":1075,"properties":1082},"b7f76b31-9039-4545-aac7-3def4a8d693a",[],[1076],{"id":1077,"sortIndex":25,"affiliation":1078,"properties":24},"231fa680-6405-4f81-8f5e-c8e4e1435efc",{"id":1058,"createTime":1059,"updateTime":1059,"relativeEntities":1079,"slug":1061,"properties":1080,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},[],{"title":1081},{"EN":1064},{"openalex":1083,"orcid":1085,"title":1087},{"VOID":1084},"A5039276616",{"VOID":1086},"https:\u002F\u002Forcid.org\u002F0000-0003-1344-7533",{"EN":1088},"Sanu Mathew",{"id":1090,"sortIndex":25,"researcher":24,"roles":1091,"affiliations":1092,"properties":1099},"674af641-30ae-48b4-86a7-2698d2fc5f8e",[],[1093],{"id":1094,"sortIndex":25,"affiliation":1095,"properties":24},"9d85a0d8-e66f-450c-9e89-925d81312ab2",{"id":1038,"createTime":1039,"updateTime":1040,"relativeEntities":1096,"slug":1042,"properties":1097,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},[],{"title":1098},{"EN":1045},{"openalex":1100,"title":1102},{"VOID":1101},"A5010898738",{"EN":1103},"Vojin G. Oklobdzija",{"id":1105,"sortIndex":148,"researcher":24,"roles":1106,"affiliations":1107,"properties":1114},"e40d4c03-3105-4744-9f00-24129a8eb8b4",[],[1108],{"id":1109,"sortIndex":25,"affiliation":1110,"properties":24},"f1253fd1-df9f-4e1e-ab77-083473af6e10",{"id":1038,"createTime":1039,"updateTime":1040,"relativeEntities":1111,"slug":1042,"properties":1112,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},[],{"title":1113},{"EN":1045},{"openalex":1115,"title":1117},{"VOID":1116},"A5062361284",{"EN":1118},"B.R. Zeydel",{"url":24,"publisher":1120,"properties":1145},{"id":6,"createTime":7,"updateTime":8,"relativeEntities":1121,"slug":10,"properties":1122,"entityType":22,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25,"subjectFields":1128,"manageAffiliations":1129,"indexDatabases":1130,"url":117,"thumbnailPath":24,"statistic":24,"gsStatistic":24,"type":24,"analyzePriority":24},[],{"country":1123,"issn":1124,"introduce":1125,"eissn":1126,"title":1127},{"VOID":13},{"VOID":15},{"EN":17},{"VOID":19},{"EN":21},[],[],[1131,1138],{"id":77,"indexDatabase":1132,"url":92,"indexYears":24,"academicFieldIds":1137,"indexDatabaseRanking":24},{"id":79,"createTime":80,"updateTime":81,"relativeEntities":1133,"label":1134,"description":1135,"key":88,"publicationTags":1136,"standard":24},[],{"EN":84,"VI":84},{"VI":86,"EN":87},[90,91],[94,95],{"id":97,"indexDatabase":1139,"url":110,"indexYears":111,"academicFieldIds":1144,"indexDatabaseRanking":116},{"id":99,"createTime":100,"updateTime":101,"relativeEntities":1140,"label":1141,"description":1142,"key":107,"publicationTags":1143,"standard":24},[],{"EN":104,"VI":104},{"EN":104,"VI":106},[109],[113,114,115],{"volume":1146,"pages":1148,"issue":1150},{"VOID":1147},"13",{"VOID":1149},"754-758",{"VOID":1151},"6",81,{"total":1152,"publishYear":24,"statisticByYear":1154},{"2012":73,"2013":223,"2014":547,"2015":73,"2016":223,"2017":225,"2018":62,"2019":62,"2020":62,"2021":73,"2022":223,"2023":224,"2024":148},"2005-06-01",2005,[1158,1161,1164,1167,1170,1173,1176,1179,1182,1185,1188,1191,1194,1197,1199,1202,1205],{"id":24,"text":1159,"url":24,"identifiers":1160},"10.1109\u002F4.962283",{"doi":1159},{"id":24,"text":1162,"url":24,"identifiers":1163},"naffziger, 1996, a sub-nanosecond 0.5 \u003Cformula>\u003Ctex>$\\mu{\\hbox {m}}$ \u003C\u002Ftex>\u003C\u002Fformula> 64-b adder design, Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers, 362",{},{"id":24,"text":1165,"url":24,"identifiers":1166},"park, 0, 470 ps 64-bit parallel binary adder, Proc Symp VLSI Circuits Dig Tech Papers, 192",{},{"id":24,"text":1168,"url":24,"identifiers":1169},"10.1109\u002F5.371968",{"doi":1168},{"id":24,"text":1171,"url":24,"identifiers":1172},"10.1109\u002FJSSC.2003.810056",{"doi":1171},{"id":24,"text":1174,"url":24,"identifiers":1175},"oklobdzija, 2003, energy-delay estimation technique for high-performance microprocessor vlsi adders, Proc 16th Int Symp Computer Arithmetic, 272, 10.1109\u002FARITH.2003.1207688",{"doi":943},{"id":24,"text":1177,"url":24,"identifiers":1178},"10.1109\u002F9780470544846",{"doi":1177},{"id":24,"text":1180,"url":24,"identifiers":1181},"0, HSPICE User s Guide",{},{"id":24,"text":1183,"url":24,"identifiers":1184},"sutherland, 1999, Logical Effort Designing Fast CMOS Circuits",{},{"id":24,"text":1186,"url":24,"identifiers":1187},"sutherland, 1991, logical effort: designing for speed on the back of an envelop, Advanced Research in VLSI",{},{"id":24,"text":1189,"url":24,"identifiers":1190},"10.1109\u002F92.974902",{"doi":1189},{"id":24,"text":1192,"url":24,"identifiers":1193},"dao, 2001, application of logical effort techniques for speed optimization and analysis of representative adders, Proc 35th Annu Asilomar Conf Signals Systems and Computers, 1666",{},{"id":24,"text":1195,"url":24,"identifiers":1196},"10.1109\u002FVTSA.1999.786010",{"doi":1195},{"id":24,"text":940,"url":24,"identifiers":1198},{"doi":940},{"id":24,"text":1200,"url":24,"identifiers":1201},"10.1016\u002F0743-7315(88)90038-X",{"doi":1200},{"id":24,"text":1203,"url":24,"identifiers":1204},"10.1109\u002FARITH.1999.762825",{"doi":1203},{"id":24,"text":1206,"url":24,"identifiers":1207},"han, 1987, vlsi design of high-speed low-area addition circuitry, Proc IEEE Int Conf Computer Design VLSI in Computers and Processors, 418",{},{"id":1209,"createTime":1210,"updateTime":1210,"relativeEntities":1211,"slug":1212,"properties":1213,"entityType":138,"verifyStatus":139,"verifyTime":1224,"verifyNote":141,"syncStatus":23,"languages":1225,"translateLanguages":24,"viewCount":25,"primaryUrl":1226,"fullTextUrl":24,"authors":1227,"publicationType":186,"publisherRelationship":1288,"citationCount":1319,"citationInfo":1320,"publishDate":1322,"publishYear":228,"citationAnalyzeStatus":23,"lastCitationAnalyze":24,"indexDatabases":24,"openAccess":24,"references":1323,"isForceReanalyzing":314},"22ad0ad9-f11e-4013-8ee1-395e97597101","2024-09-29T15:00:22.967+00:00",[],"Preprocessing-and-Partial-Rerouting-Techniques-for-Accelerating-Reconfiguration-of-Degradable-VLSI-Arrays",{"mag":1214,"keywords":1216,"openalex":1217,"abstract":1219,"title":1220,"doi":1222},{"VOID":1215},"2070784944",{},{"VOID":1218},"W2070784944",{},{"EN":1221},"Preprocessing and Partial Rerouting Techniques for Accelerating Reconfiguration of Degradable VLSI Arrays",{"VOID":1223},"10.1109\u002Ftvlsi.2008.2009057","2024-09-29T15:00:22.966+00:00",[143],"https:\u002F\u002Fieeexplore.ieee.org\u002Fdocument\u002F5031898\u002F",[1228,1249,1271],{"id":1229,"sortIndex":25,"researcher":24,"roles":1230,"affiliations":1231,"properties":1242},"1ddc44f4-d6d6-4fba-8111-7ca9e6a42b4c",[],[1232],{"id":1233,"sortIndex":25,"affiliation":1234,"properties":24},"66e6af6d-9e6d-40cd-b534-b08317f0fc44",{"id":1235,"createTime":1236,"updateTime":1236,"relativeEntities":1237,"slug":1238,"properties":1239,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},"31bfe0d7-5fcd-43c6-8011-9daa53139e4f","2024-09-29T15:00:22.986+00:00",[],"-Sch-of-Comput-Technol-Autom-Tianjin-Polytech-Univ-Tianjin-China-",{"title":1240},{"EN":1241},"[Sch. of Comput. Technol. & Autom., Tianjin Polytech. Univ., Tianjin, China]",{"openalex":1243,"orcid":1245,"title":1247},{"VOID":1244},"A5060755096",{"VOID":1246},"https:\u002F\u002Forcid.org\u002F0000-0002-6470-9794",{"EN":1248},"Jigang Wu",{"id":1250,"sortIndex":148,"researcher":24,"roles":1251,"affiliations":1252,"properties":1264},"558f183f-3abd-41d9-a7bf-7e803d7c789b",[],[1253],{"id":1254,"sortIndex":25,"affiliation":1255,"properties":24},"76628cfc-68e5-4d1f-8aed-ca6753e307d2",{"id":1256,"createTime":1257,"updateTime":1258,"relativeEntities":1259,"slug":1260,"properties":1261,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},"e89565af-01fe-4113-a3ae-2c87015d1b40","2024-09-22T02:43:28.264+00:00","2025-02-03T02:33:16.127+00:00",[],"Sch-of-Comput-Eng-Nanyang-Technol-Univ-Singapore-Singapore",{"title":1262},{"EN":1263},"Sch. of Comput. Eng., Nanyang Technol. Univ., Singapore, , Singapore",{"openalex":1265,"orcid":1267,"title":1269},{"VOID":1266},"A5070475093",{"VOID":1268},"https:\u002F\u002Forcid.org\u002F0000-0003-3664-4345",{"EN":1270},"Thambipillai Srikanthan",{"id":1272,"sortIndex":62,"researcher":24,"roles":1273,"affiliations":1274,"properties":1281},"1e088cbd-82e1-4d35-9198-7b018fee417a",[],[1275],{"id":1276,"sortIndex":25,"affiliation":1277,"properties":24},"4ac4eda1-bfb8-432b-8420-6e4e02552d04",{"id":1256,"createTime":1257,"updateTime":1258,"relativeEntities":1278,"slug":1260,"properties":1279,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},[],{"title":1280},{"EN":1263},{"openalex":1282,"orcid":1284,"title":1286},{"VOID":1283},"A5033922170",{"VOID":1285},"https:\u002F\u002Forcid.org\u002F0000-0002-4785-6506",{"EN":1287},"Xiaogang Han",{"url":24,"publisher":1289,"properties":1314},{"id":6,"createTime":7,"updateTime":8,"relativeEntities":1290,"slug":10,"properties":1291,"entityType":22,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25,"subjectFields":1297,"manageAffiliations":1298,"indexDatabases":1299,"url":117,"thumbnailPath":24,"statistic":24,"gsStatistic":24,"type":24,"analyzePriority":24},[],{"country":1292,"issn":1293,"introduce":1294,"eissn":1295,"title":1296},{"VOID":13},{"VOID":15},{"EN":17},{"VOID":19},{"EN":21},[],[],[1300,1307],{"id":77,"indexDatabase":1301,"url":92,"indexYears":24,"academicFieldIds":1306,"indexDatabaseRanking":24},{"id":79,"createTime":80,"updateTime":81,"relativeEntities":1302,"label":1303,"description":1304,"key":88,"publicationTags":1305,"standard":24},[],{"EN":84,"VI":84},{"VI":86,"EN":87},[90,91],[94,95],{"id":97,"indexDatabase":1308,"url":110,"indexYears":111,"academicFieldIds":1313,"indexDatabaseRanking":116},{"id":99,"createTime":100,"updateTime":101,"relativeEntities":1309,"label":1310,"description":1311,"key":107,"publicationTags":1312,"standard":24},[],{"EN":104,"VI":104},{"EN":104,"VI":106},[109],[113,114,115],{"volume":1315,"pages":1316,"issue":1318},{"VOID":215},{"VOID":1317},"315-319",{"VOID":654},27,{"total":1319,"publishYear":24,"statisticByYear":1321},{"2012":547,"2013":223,"2014":547,"2015":62,"2016":547,"2017":148,"2018":148,"2021":62,"2022":148,"2024":148},"2010-02-01",[1324,1327,1330,1333,1336,1339,1342,1345,1348,1351],{"id":24,"text":1325,"url":24,"identifiers":1326},"10.1109\u002F12.862215",{"doi":1325},{"id":24,"text":1328,"url":24,"identifiers":1329},"10.1109\u002F43.662684",{"doi":1328},{"id":24,"text":1331,"url":24,"identifiers":1332},"10.1109\u002FTVLSI.2008.2009057",{"doi":1331},{"id":24,"text":1334,"url":24,"identifiers":1335},"10.1109\u002FTC.2007.1085",{"doi":1334},{"id":24,"text":1337,"url":24,"identifiers":1338},"10.1109\u002FTC.2006.43",{"doi":1337},{"id":24,"text":1340,"url":24,"identifiers":1341},"10.1016\u002FS1383-7621(03)00041-9",{"doi":1340},{"id":24,"text":1343,"url":24,"identifiers":1344},"10.1109\u002FDFTVS.2005.7",{"doi":1343},{"id":24,"text":1346,"url":24,"identifiers":1347},"10.1109\u002F43.170991",{"doi":1346},{"id":24,"text":1349,"url":24,"identifiers":1350},"jigang, 0, on the reconfiguration algorithm for fault-tolerant vlsi arrays, Proc Int Conf Comput Sci 2003 (ICCS 2003), 3, 360",{},{"id":24,"text":1352,"url":24,"identifiers":1353},"negrini, 1989, Fault Tolerance Through Reconfiguration in VLSI and WSI Arrays",{},{"id":1355,"createTime":1356,"updateTime":1356,"relativeEntities":1357,"slug":1358,"properties":1359,"entityType":138,"verifyStatus":139,"verifyTime":1370,"verifyNote":141,"syncStatus":23,"languages":1371,"translateLanguages":24,"viewCount":25,"primaryUrl":1372,"fullTextUrl":24,"authors":1373,"publicationType":186,"publisherRelationship":1452,"citationCount":1485,"citationInfo":1486,"publishDate":1489,"publishYear":1490,"citationAnalyzeStatus":23,"lastCitationAnalyze":24,"indexDatabases":24,"openAccess":24,"references":1491,"isForceReanalyzing":314},"c5aeda2a-f94a-4278-a46d-a699324ab910","2024-09-29T15:00:18.141+00:00",[],"Multicast-Aware-High-Performance-Wireless-Network-on-Chip-Architectures",{"mag":1360,"keywords":1362,"openalex":1363,"abstract":1365,"title":1366,"doi":1368},{"VOID":1361},"2531531221",{},{"VOID":1364},"W2531531221",{},{"EN":1367},"Multicast-Aware High-Performance Wireless Network-on-Chip Architectures",{"VOID":1369},"10.1109\u002Ftvlsi.2016.2612647","2024-09-29T15:00:18.140+00:00",[143],"http:\u002F\u002Fieeexplore.ieee.org\u002Fdocument\u002F7589086\u002F",[1374,1396,1418,1435],{"id":1375,"sortIndex":25,"researcher":24,"roles":1376,"affiliations":1377,"properties":1389},"da4fb442-08f4-4aac-8277-3fd091fd3334",[],[1378],{"id":1379,"sortIndex":25,"affiliation":1380,"properties":24},"594393c6-18fe-4a57-a124-fcae53641e3d",{"id":1381,"createTime":1382,"updateTime":1383,"relativeEntities":1384,"slug":1385,"properties":1386,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},"6a1eea8c-abfa-4014-897a-36ce7f5bdf88","2024-04-17T00:55:30.807+00:00","2025-01-05T10:51:26.752+00:00",[],"Washington-State-University-Pullman-WA-USA",{"title":1387},{"EN":1388},"Washington State University, Pullman, WA, USA",{"openalex":1390,"orcid":1392,"title":1394},{"VOID":1391},"A5079746432",{"VOID":1393},"https:\u002F\u002Forcid.org\u002F0000-0003-3848-6344",{"EN":1395},"Karthi Duraisamy",{"id":1397,"sortIndex":62,"researcher":24,"roles":1398,"affiliations":1399,"properties":1411},"6f43b1c7-2e92-41b4-af95-940964139581",[],[1400],{"id":1401,"sortIndex":25,"affiliation":1402,"properties":24},"19b551e8-0bc4-457b-8277-f02436c6c41f",{"id":1403,"createTime":1404,"updateTime":1405,"relativeEntities":1406,"slug":1407,"properties":1408,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},"976f3a58-abc0-4a57-88dd-39a4b131a937","2023-12-25T12:43:31.588+00:00","2025-01-25T17:45:36.052+00:00",[],"University-of-Southern-California-Los-Angeles-CA-USA",{"title":1409},{"VI":1410},"University of Southern California, Los Angeles, CA USA",{"openalex":1412,"orcid":1414,"title":1416},{"VOID":1413},"A5105925385",{"VOID":1415},"https:\u002F\u002Forcid.org\u002F0000-0003-2118-0816",{"EN":1417},"Paul Bogdan",{"id":1419,"sortIndex":73,"researcher":24,"roles":1420,"affiliations":1421,"properties":1428},"2184680d-e1d0-4d63-b6fa-ba5284af93be",[],[1422],{"id":1423,"sortIndex":25,"affiliation":1424,"properties":24},"98a40514-8038-4582-9a3d-f5970e4f050b",{"id":1381,"createTime":1382,"updateTime":1383,"relativeEntities":1425,"slug":1385,"properties":1426,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},[],{"title":1427},{"EN":1388},{"openalex":1429,"orcid":1431,"title":1433},{"VOID":1430},"A5078441163",{"VOID":1432},"https:\u002F\u002Forcid.org\u002F0000-0002-5930-8531",{"EN":1434},"Partha Pratim Pande",{"id":1436,"sortIndex":148,"researcher":24,"roles":1437,"affiliations":1438,"properties":1445},"01c47cd6-0ec5-4ed2-8091-f94da87abeee",[],[1439],{"id":1440,"sortIndex":25,"affiliation":1441,"properties":24},"3b03f7d3-c95e-40db-b82a-1246e0ecdd0f",{"id":1403,"createTime":1404,"updateTime":1405,"relativeEntities":1442,"slug":1407,"properties":1443,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},[],{"title":1444},{"VI":1410},{"openalex":1446,"orcid":1448,"title":1450},{"VOID":1447},"A5083689684",{"VOID":1449},"https:\u002F\u002Forcid.org\u002F0000-0002-6227-7764",{"EN":1451},"Yuankun Xue",{"url":24,"publisher":1453,"properties":1478},{"id":6,"createTime":7,"updateTime":8,"relativeEntities":1454,"slug":10,"properties":1455,"entityType":22,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25,"subjectFields":1461,"manageAffiliations":1462,"indexDatabases":1463,"url":117,"thumbnailPath":24,"statistic":24,"gsStatistic":24,"type":24,"analyzePriority":24},[],{"country":1456,"issn":1457,"introduce":1458,"eissn":1459,"title":1460},{"VOID":13},{"VOID":15},{"EN":17},{"VOID":19},{"EN":21},[],[],[1464,1471],{"id":77,"indexDatabase":1465,"url":92,"indexYears":24,"academicFieldIds":1470,"indexDatabaseRanking":24},{"id":79,"createTime":80,"updateTime":81,"relativeEntities":1466,"label":1467,"description":1468,"key":88,"publicationTags":1469,"standard":24},[],{"EN":84,"VI":84},{"VI":86,"EN":87},[90,91],[94,95],{"id":97,"indexDatabase":1472,"url":110,"indexYears":111,"academicFieldIds":1477,"indexDatabaseRanking":116},{"id":99,"createTime":100,"updateTime":101,"relativeEntities":1473,"label":1474,"description":1475,"key":107,"publicationTags":1476,"standard":24},[],{"EN":104,"VI":104},{"EN":104,"VI":106},[109],[113,114,115],{"volume":1479,"pages":1481,"issue":1483},{"VOID":1480},"25",{"VOID":1482},"1126-1139",{"VOID":1484},"3",52,{"total":1485,"publishYear":24,"statisticByYear":1487},{"2016":148,"2017":62,"2018":1488,"2019":225,"2020":226,"2021":547,"2022":658,"2023":148,"2024":148},15,"2017-03-01",2017,[1492,1496,1499,1502,1505,1508,1511,1514,1517,1520,1523,1526,1529,1532,1535,1538,1541,1544,1547,1550,1553,1556,1559,1562,1565,1568,1572,1575,1578,1581,1584,1587,1590,1593,1596,1599,1602,1606,1609,1612,1615,1618,1621],{"id":24,"text":1493,"url":24,"identifiers":1494},"binkert, 2011, The GEM5 Simulator, ACM SIGARCH Comput Archit News, 39, 1, 10.1145\u002F2024716.2024718",{"doi":1495},"10.1145\u002F2024716.2024718",{"id":24,"text":1497,"url":24,"identifiers":1498},"10.1109\u002FTC.2005.134",{"doi":1497},{"id":24,"text":1500,"url":24,"identifiers":1501},"10.1109\u002FTPDS.2016.2537332",{"doi":1500},{"id":24,"text":1503,"url":24,"identifiers":1504},"10.1109\u002FTC.2015.2441721",{"doi":1503},{"id":24,"text":1506,"url":24,"identifiers":1507},"10.1109\u002FTCAD.2014.2351577",{"doi":1506},{"id":24,"text":1509,"url":24,"identifiers":1510},"10.1109\u002FTC.2012.224",{"doi":1509},{"id":24,"text":1512,"url":24,"identifiers":1513},"10.1109\u002FISQED.2015.7085460",{"doi":1512},{"id":24,"text":1515,"url":24,"identifiers":1516},"10.1109\u002FTPDS.2006.12",{"doi":1515},{"id":24,"text":1518,"url":24,"identifiers":1519},"bienia, 2011, Benchmarking modern multiprocessors",{},{"id":24,"text":1521,"url":24,"identifiers":1522},"10.1109\u002FISCA.1995.524546",{"doi":1521},{"id":24,"text":1524,"url":24,"identifiers":1525},"10.1109\u002FJETCAS.2012.2193835",{"doi":1524},{"id":24,"text":1527,"url":24,"identifiers":1528},"10.1109\u002FPDP.2015.26",{"doi":1527},{"id":24,"text":1530,"url":24,"identifiers":1531},"kim, 2005, The feasibility of on-chip interconnection using antennas, Proc IEEE\u002FACM Int Conf Comput -Aided Design (ICCAD), 979",{},{"id":24,"text":1533,"url":24,"identifiers":1534},"10.1109\u002FISVLSI.2010.33",{"doi":1533},{"id":24,"text":1536,"url":24,"identifiers":1537},"10.1109\u002FJSSC.2007.900236",{"doi":1536},{"id":24,"text":1539,"url":24,"identifiers":1540},"10.1109\u002FTAP.2007.905867",{"doi":1539},{"id":24,"text":1542,"url":24,"identifiers":1543},"10.1109\u002FLED.2004.841461",{"doi":1542},{"id":24,"text":1545,"url":24,"identifiers":1546},"10.1109\u002FMCAS.2015.2510199",{"doi":1545},{"id":24,"text":1548,"url":24,"identifiers":1549},"10.1016\u002FS1383-7621(00)00007-2",{"doi":1548},{"id":24,"text":1551,"url":24,"identifiers":1552},"10.1109\u002FDATE.2009.5090822",{"doi":1551},{"id":24,"text":1554,"url":24,"identifiers":1555},"10.1109\u002F71.246072",{"doi":1554},{"id":24,"text":1557,"url":24,"identifiers":1558},"watts, 1988, Collective dynamics of ‘small-world’ networks, Lett Nature, 393, 6684",{},{"id":24,"text":1560,"url":24,"identifiers":1561},"10.1145\u002F2786572.2786575",{"doi":1560},{"id":24,"text":1563,"url":24,"identifiers":1564},"10.1109\u002FNOCS.2014.7008755",{"doi":1563},{"id":24,"text":1566,"url":24,"identifiers":1567},"10.1109\u002FJSSC.2010.2048085",{"doi":1566},{"id":24,"text":1569,"url":24,"identifiers":1570},"jerger, 2008, Virtual circuit tree multicasting: A case for on-chip hardware multicast support, Proc Int Symp Comput Archit (ISCA), 229, 10.1145\u002F1394608.1382141",{"doi":1571},"10.1145\u002F1394608.1382141",{"id":24,"text":1573,"url":24,"identifiers":1574},"10.1103\u002FPhysRevE.73.026114",{"doi":1573},{"id":24,"text":1576,"url":24,"identifiers":1577},"2015, Neuromorphic Computing From Materials to Systems Architecture Report of a Roundtable Convened to Consider Neuromorphic Computing Basic Research Needs",{},{"id":24,"text":1579,"url":24,"identifiers":1580},"10.1109\u002FMM.2007.43",{"doi":1579},{"id":24,"text":1582,"url":24,"identifiers":1583},"10.1007\u002F978-3-642-03644-6_2",{"doi":1582},{"id":24,"text":1585,"url":24,"identifiers":1586},"10.1109\u002FNOCS.2010.23",{"doi":1585},{"id":24,"text":1588,"url":24,"identifiers":1589},"10.1109\u002FNOCS.2012.14",{"doi":1588},{"id":24,"text":1591,"url":24,"identifiers":1592},"karkar, 2014, Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip, Proc Design Autom Test Eur Conf Exhibition (DATE), 1",{},{"id":24,"text":1594,"url":24,"identifiers":1595},"10.1109\u002FNOCS.2009.5071446",{"doi":1594},{"id":24,"text":1597,"url":24,"identifiers":1598},"10.1145\u002F2155620.2155630",{"doi":1597},{"id":24,"text":1600,"url":24,"identifiers":1601},"10.1109\u002F71.298203",{"doi":1600},{"id":24,"text":1603,"url":24,"identifiers":1604},"park, 2012, Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI, Proc 49th Annu Design Autom Conf, 398, 10.1145\u002F2228360.2228431",{"doi":1605},"10.1145\u002F2228360.2228431",{"id":24,"text":1607,"url":24,"identifiers":1608},"10.1145\u002F2155620.2155626",{"doi":1607},{"id":24,"text":1610,"url":24,"identifiers":1611},"10.1145\u002F1669112.1669172",{"doi":1610},{"id":24,"text":1613,"url":24,"identifiers":1614},"10.1109\u002FTVLSI.2006.878263",{"doi":1613},{"id":24,"text":1616,"url":24,"identifiers":1617},"10.1109\u002FHPCA.2013.6522334",{"doi":1616},{"id":24,"text":1619,"url":24,"identifiers":1620},"10.1109\u002FISVLSI.2013.6654614",{"doi":1619},{"id":24,"text":1622,"url":24,"identifiers":1623},"10.1109\u002FPCCC.2011.6108067",{"doi":1622},{"id":1625,"createTime":1626,"updateTime":1626,"relativeEntities":1627,"slug":1628,"properties":1629,"entityType":138,"verifyStatus":139,"verifyTime":1640,"verifyNote":141,"syncStatus":23,"languages":1641,"translateLanguages":24,"viewCount":25,"primaryUrl":1642,"fullTextUrl":24,"authors":1643,"publicationType":186,"publisherRelationship":1702,"citationCount":1735,"citationInfo":1736,"publishDate":1738,"publishYear":1739,"citationAnalyzeStatus":23,"lastCitationAnalyze":24,"indexDatabases":24,"openAccess":24,"references":1740,"isForceReanalyzing":314},"8177ebe6-5b88-4075-a1d8-50d92c361935","2024-12-13T14:53:23.732+00:00",[],"Energy-consumption-in-RC-tree-circuits",{"mag":1630,"keywords":1632,"openalex":1633,"abstract":1635,"title":1636,"doi":1638},{"VOID":1631},"2033635394",{},{"VOID":1634},"W2033635394",{},{"EN":1637},"Energy consumption in RC tree circuits",{"VOID":1639},"10.1109\u002Ftvlsi.2006.876093","2024-12-13T14:53:23.731+00:00",[143],"http:\u002F\u002Fieeexplore.ieee.org\u002Fdocument\u002F1650224\u002F",[1644,1666,1681],{"id":1645,"sortIndex":148,"researcher":24,"roles":1646,"affiliations":1647,"properties":1659},"9c3d3897-9245-44db-b3df-a3b2ddc9d590",[],[1648],{"id":1649,"sortIndex":25,"affiliation":1650,"properties":24},"01b16938-84e8-4edc-a463-a7f35c5b665d",{"id":1651,"createTime":1652,"updateTime":1653,"relativeEntities":1654,"slug":1655,"properties":1656,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},"8d72f81f-ab50-4aaa-94c7-41db7ae77725","2023-12-07T14:02:35.274+00:00","2024-12-13T14:53:23.793+00:00",[],"Dipartimento-di-Ingegneria-Elettrica-Elettronica-e-dei-Sistemi-Universit%C3%A0-di-Catania-Catania-Italy",{"title":1657},{"VI":1658},"Dipartimento di Ingegneria Elettrica, Elettronica e dei Sistemi, Università di Catania, Catania, Italy",{"openalex":1660,"orcid":1662,"title":1664},{"VOID":1661},"A5044422028",{"VOID":1663},"https:\u002F\u002Forcid.org\u002F0000-0002-8011-8660",{"EN":1665},"G. Palumbo",{"id":1667,"sortIndex":62,"researcher":24,"roles":1668,"affiliations":1669,"properties":1676},"8e7cb471-b7dc-40df-a9ec-a4a6059a9edb",[],[1670],{"id":1671,"sortIndex":25,"affiliation":1672,"properties":24},"38f65105-6232-4854-8de7-7e4af9d44717",{"id":1651,"createTime":1652,"updateTime":1653,"relativeEntities":1673,"slug":1655,"properties":1674,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},[],{"title":1675},{"VI":1658},{"openalex":1677,"title":1679},{"VOID":1678},"A5029254367",{"EN":1680},"Massimo Poli",{"id":1682,"sortIndex":25,"researcher":24,"roles":1683,"affiliations":1684,"properties":1695},"75fd5843-8b58-49db-adcb-002ea950b7f3",[],[1685],{"id":1686,"sortIndex":25,"affiliation":1687,"properties":24},"230f7993-0975-4a42-8cfa-05d7ad254373",{"id":1688,"createTime":1689,"updateTime":1689,"relativeEntities":1690,"slug":1691,"properties":1692,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},"711733ec-66a3-40c8-89c5-e579550841dd","2024-12-13T14:53:23.751+00:00",[],"Dipt-di-Ingegneria-dell-Informazione-Siena-Univ-Italy",{"title":1693},{"EN":1694},"Dipt. di Ingegneria dell' Informazione, Siena Univ., Italy",{"openalex":1696,"orcid":1698,"title":1700},{"VOID":1697},"A5052037141",{"VOID":1699},"https:\u002F\u002Forcid.org\u002F0000-0002-4127-8258",{"EN":1701},"Massimo Alioto",{"url":24,"publisher":1703,"properties":1728},{"id":6,"createTime":7,"updateTime":8,"relativeEntities":1704,"slug":10,"properties":1705,"entityType":22,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25,"subjectFields":1711,"manageAffiliations":1712,"indexDatabases":1713,"url":117,"thumbnailPath":24,"statistic":24,"gsStatistic":24,"type":24,"analyzePriority":24},[],{"country":1706,"issn":1707,"introduce":1708,"eissn":1709,"title":1710},{"VOID":13},{"VOID":15},{"EN":17},{"VOID":19},{"EN":21},[],[],[1714,1721],{"id":77,"indexDatabase":1715,"url":92,"indexYears":24,"academicFieldIds":1720,"indexDatabaseRanking":24},{"id":79,"createTime":80,"updateTime":81,"relativeEntities":1716,"label":1717,"description":1718,"key":88,"publicationTags":1719,"standard":24},[],{"EN":84,"VI":84},{"VI":86,"EN":87},[90,91],[94,95],{"id":97,"indexDatabase":1722,"url":110,"indexYears":111,"academicFieldIds":1727,"indexDatabaseRanking":116},{"id":99,"createTime":100,"updateTime":101,"relativeEntities":1723,"label":1724,"description":1725,"key":107,"publicationTags":1726,"standard":24},[],{"EN":104,"VI":104},{"EN":104,"VI":106},[109],[113,114,115],{"volume":1729,"pages":1731,"issue":1733},{"VOID":1730},"14",{"VOID":1732},"452-461",{"VOID":1734},"5",17,{"total":1735,"publishYear":24,"statisticByYear":1737},{"2013":148,"2014":148,"2018":148,"2019":148,"2020":148},"2006-05-01",2006,[1741,1744,1747,1750,1753,1756,1759,1762,1765,1768,1771,1774,1777,1780,1783,1786,1789,1792,1795,1798,1801,1804,1807,1810,1813,1816,1819,1822,1825,1828],{"id":24,"text":1742,"url":24,"identifiers":1743},"10.1109\u002F43.559334",{"doi":1742},{"id":24,"text":1745,"url":24,"identifiers":1746},"10.1109\u002F81.883324",{"doi":1745},{"id":24,"text":1748,"url":24,"identifiers":1749},"10.1109\u002F92.953495",{"doi":1748},{"id":24,"text":1751,"url":24,"identifiers":1752},"10.1109\u002FTCSI.2002.802376",{"doi":1751},{"id":24,"text":1754,"url":24,"identifiers":1755},"10.1109\u002F81.536746",{"doi":1754},{"id":24,"text":1757,"url":24,"identifiers":1758},"10.1109\u002FTCAD.2002.1004318",{"doi":1757},{"id":24,"text":1760,"url":24,"identifiers":1761},"10.1109\u002FTVLSI.2004.832928",{"doi":1760},{"id":24,"text":1763,"url":24,"identifiers":1764},"10.1109\u002FTCS.1985.1085731",{"doi":1763},{"id":24,"text":1766,"url":24,"identifiers":1767},"10.1063\u002F1.1697872",{"doi":1766},{"id":24,"text":1769,"url":24,"identifiers":1770},"10.1109\u002FTCAD.1983.1270037",{"doi":1769},{"id":24,"text":1772,"url":24,"identifiers":1773},"10.1109\u002FCDC.1985.268774",{"doi":1772},{"id":24,"text":1775,"url":24,"identifiers":1776},"10.1109\u002F4.126534",{"doi":1775},{"id":24,"text":1778,"url":24,"identifiers":1779},"palumbo, 2002, Feedback Ampilfiers Theory and Design",{},{"id":24,"text":1781,"url":24,"identifiers":1782},"10.1109\u002F82.633443",{"doi":1781},{"id":24,"text":1784,"url":24,"identifiers":1785},"millman, 1987, Microelectronics",{},{"id":24,"text":1787,"url":24,"identifiers":1788},"10.1109\u002F5.920580",{"doi":1787},{"id":24,"text":1790,"url":24,"identifiers":1791},"10.1109\u002F4.52161",{"doi":1790},{"id":24,"text":1793,"url":24,"identifiers":1794},"10.1109\u002FTCT.1973.1083615",{"doi":1793},{"id":24,"text":1796,"url":24,"identifiers":1797},"10.1109\u002F5.920579",{"doi":1796},{"id":24,"text":1799,"url":24,"identifiers":1800},"10.1109\u002F5.920583",{"doi":1799},{"id":24,"text":1802,"url":24,"identifiers":1803},"10.1109\u002F92.335009",{"doi":1802},{"id":24,"text":1805,"url":24,"identifiers":1806},"chandrakasan, 2001, Design of High-Performance Microprocessor Circuits",{},{"id":24,"text":1808,"url":24,"identifiers":1809},"10.1109\u002FTCSI.2004.832738",{"doi":1808},{"id":24,"text":1811,"url":24,"identifiers":1812},"standley, 1986, Improved signal delay bounds for RC tree networks Massachusetts Institute of Technology",{},{"id":24,"text":1814,"url":24,"identifiers":1815},"10.1023\u002FA:1008238609845",{"doi":1814},{"id":24,"text":1817,"url":24,"identifiers":1818},"wyatt, 1987, Circuit Analysis Simulation and Design Part II VLSI Circuit Analysis and Simulation in the Series Advances in CAD for VLSI, 3",{},{"id":24,"text":1820,"url":24,"identifiers":1821},"desoer, 1969, Basic Circuit Theory",{},{"id":24,"text":1823,"url":24,"identifiers":1824},"10.1109\u002F43.748159",{"doi":1823},{"id":24,"text":1826,"url":24,"identifiers":1827},"van valkenburg, 1960, Introduction to Modern Network Synthesis",{},{"id":24,"text":1829,"url":24,"identifiers":1830},"daryanani, 1976, Principles of Active Network Synthesis and Design",{},{"id":1832,"createTime":1833,"updateTime":1833,"relativeEntities":1834,"slug":1835,"properties":1836,"entityType":138,"verifyStatus":139,"verifyTime":1833,"verifyNote":141,"syncStatus":23,"languages":1847,"translateLanguages":24,"viewCount":25,"primaryUrl":1848,"fullTextUrl":24,"authors":1849,"publicationType":186,"publisherRelationship":1889,"citationCount":1920,"citationInfo":1921,"publishDate":1923,"publishYear":1739,"citationAnalyzeStatus":23,"lastCitationAnalyze":24,"indexDatabases":24,"openAccess":24,"references":1924,"isForceReanalyzing":314},"8bd11d6b-0a59-4a74-89e9-5edc41a0300d","2024-12-13T14:53:22.949+00:00",[],"Low-power-repeaters-driving-RC-and-RLC-interconnects-with-delay-and-bandwidth-constraints",{"mag":1837,"keywords":1839,"openalex":1840,"abstract":1842,"title":1843,"doi":1845},{"VOID":1838},"2159856958",{},{"VOID":1841},"W2159856958",{},{"EN":1844},"Low-power repeaters driving RC and RLC interconnects with delay and bandwidth constraints",{"VOID":1846},"10.1109\u002Ftvlsi.2005.863750",[143],"http:\u002F\u002Fieeexplore.ieee.org\u002Fdocument\u002F1605281\u002F",[1850,1872],{"id":1851,"sortIndex":148,"researcher":24,"roles":1852,"affiliations":1853,"properties":1865},"dda0449d-4ea8-4e88-9b14-bdcd1adedcfc",[],[1854],{"id":1855,"sortIndex":25,"affiliation":1856,"properties":24},"7318eb22-b212-44a8-8a08-3c58dbcddef3",{"id":1857,"createTime":1858,"updateTime":1859,"relativeEntities":1860,"slug":1861,"properties":1862,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},"6187b1f4-505b-4462-83ab-cb69c36bb3fe","2024-01-28T11:49:53.326+00:00","2024-12-13T14:53:22.968+00:00",[],"Department-of-Electrical-and-Computer-Engineering-University-of-Rochester-Rochester-NY-USA",{"title":1863},{"VI":1864},"Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA",{"openalex":1866,"orcid":1868,"title":1870},{"VOID":1867},"A5053517349",{"VOID":1869},"https:\u002F\u002Forcid.org\u002F0000-0002-5549-7160",{"EN":1871},"Eby G. Friedman",{"id":1873,"sortIndex":25,"researcher":24,"roles":1874,"affiliations":1875,"properties":1882},"7cec462a-43e6-443a-b68b-16671e4536de",[],[1876],{"id":1877,"sortIndex":25,"affiliation":1878,"properties":24},"fbbd767c-5b97-4f48-877c-bc3b56e285ed",{"id":1857,"createTime":1858,"updateTime":1859,"relativeEntities":1879,"slug":1861,"properties":1880,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},[],{"title":1881},{"VI":1864},{"openalex":1883,"orcid":1885,"title":1887},{"VOID":1884},"A5100343003",{"VOID":1886},"https:\u002F\u002Forcid.org\u002F0000-0002-4841-0741",{"EN":1888},"Guoqing Chen",{"url":24,"publisher":1890,"properties":1915},{"id":6,"createTime":7,"updateTime":8,"relativeEntities":1891,"slug":10,"properties":1892,"entityType":22,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25,"subjectFields":1898,"manageAffiliations":1899,"indexDatabases":1900,"url":117,"thumbnailPath":24,"statistic":24,"gsStatistic":24,"type":24,"analyzePriority":24},[],{"country":1893,"issn":1894,"introduce":1895,"eissn":1896,"title":1897},{"VOID":13},{"VOID":15},{"EN":17},{"VOID":19},{"EN":21},[],[],[1901,1908],{"id":77,"indexDatabase":1902,"url":92,"indexYears":24,"academicFieldIds":1907,"indexDatabaseRanking":24},{"id":79,"createTime":80,"updateTime":81,"relativeEntities":1903,"label":1904,"description":1905,"key":88,"publicationTags":1906,"standard":24},[],{"EN":84,"VI":84},{"VI":86,"EN":87},[90,91],[94,95],{"id":97,"indexDatabase":1909,"url":110,"indexYears":111,"academicFieldIds":1914,"indexDatabaseRanking":116},{"id":99,"createTime":100,"updateTime":101,"relativeEntities":1910,"label":1911,"description":1912,"key":107,"publicationTags":1913,"standard":24},[],{"EN":104,"VI":104},{"EN":104,"VI":106},[109],[113,114,115],{"volume":1916,"pages":1917,"issue":1919},{"VOID":1730},{"VOID":1918},"161-172",{"VOID":654},94,{"total":1920,"publishYear":24,"statisticByYear":1922},{"2012":225,"2013":225,"2014":547,"2015":547,"2016":148,"2017":223,"2018":148,"2019":73,"2022":62,"2023":73,"2024":148},"2006-02-01",[1925,1929,1932,1935,1938,1941,1944,1947,1950,1953,1956,1959,1962,1965,1968,1971,1974,1977,1980,1983,1986,1989,1992,1995,1998,2001],{"id":24,"text":1926,"url":24,"identifiers":1927},"chen, 2004, low power repeaters driving \u003Cemph> rc\u003C\u002Femph> interconnect with delay and bandwidth constraints, Proc IEEE Int SOC Conf, 335, 10.1109\u002FSOCC.2004.1362455",{"doi":1928},"10.1109\u002FSOCC.2004.1362455",{"id":24,"text":1930,"url":24,"identifiers":1931},"10.1109\u002FISCAS.2005.1464658",{"doi":1930},{"id":24,"text":1933,"url":24,"identifiers":1934},"0, Berkeley predictive technology model",{},{"id":24,"text":1936,"url":24,"identifiers":1937},"10.1109\u002FCICC.2000.852648",{"doi":1936},{"id":24,"text":1939,"url":24,"identifiers":1940},"10.1109\u002F4.52187",{"doi":1939},{"id":24,"text":1942,"url":24,"identifiers":1943},"10.1109\u002F16.249433",{"doi":1942},{"id":24,"text":1945,"url":24,"identifiers":1946},"nakagawa, 1998, on-chip crosstalk noise model for deep-submicrometer ulsi interconnect, Hewlett-Packard J, 39",{},{"id":24,"text":1948,"url":24,"identifiers":1949},"10.1109\u002FJSSC.1984.1052168",{"doi":1948},{"id":24,"text":1951,"url":24,"identifiers":1952},"10.1109\u002F43.863642",{"doi":1951},{"id":24,"text":1954,"url":24,"identifiers":1955},"o brien, 1989, modeling the driving-point characteristic of resistive interconnect for accurate delay estimation, Proc IEEE\u002FACM Int Conf Comput -Aided Des, 512",{},{"id":24,"text":1957,"url":24,"identifiers":1958},"10.1109\u002F82.673643",{"doi":1957},{"id":24,"text":1960,"url":24,"identifiers":1961},"10.1109\u002FDAC.2002.1012669",{"doi":1960},{"id":24,"text":1963,"url":24,"identifiers":1964},"10.1109\u002F43.974137",{"doi":1963},{"id":24,"text":1966,"url":24,"identifiers":1967},"10.1109\u002FASIC.2001.954689",{"doi":1966},{"id":24,"text":1969,"url":24,"identifiers":1970},"2003, The International Technology Roadmap for Semiconductors",{},{"id":24,"text":1972,"url":24,"identifiers":1973},"10.1109\u002F92.974910",{"doi":1972},{"id":24,"text":1975,"url":24,"identifiers":1976},"10.1109\u002F92.831439",{"doi":1975},{"id":24,"text":1978,"url":24,"identifiers":1979},"10.1109\u002FTED.2002.804706",{"doi":1978},{"id":24,"text":1981,"url":24,"identifiers":1982},"10.1109\u002FT-ED.1985.22046",{"doi":1981},{"id":24,"text":1984,"url":24,"identifiers":1985},"10.1109\u002F43.331409",{"doi":1984},{"id":24,"text":1987,"url":24,"identifiers":1988},"mahmoud, 2003, accurate rise time and overshoots estimation in \u003Cemph>rlc\u003C\u002Femph> interconnects, Proc IEEE Int Symp Circuits Syst, 477",{},{"id":24,"text":1990,"url":24,"identifiers":1991},"10.1109\u002FTCAD.2002.1004317",{"doi":1990},{"id":24,"text":1993,"url":24,"identifiers":1994},"10.1109\u002FTVLSI.2004.842315",{"doi":1993},{"id":24,"text":1996,"url":24,"identifiers":1997},"10.1109\u002F22.310584",{"doi":1996},{"id":24,"text":1999,"url":24,"identifiers":2000},"0, Language Multiplier",{},{"id":24,"text":2002,"url":24,"identifiers":2003},"10.1109\u002FICCAD.2000.896478",{"doi":2002},{"id":2005,"createTime":2006,"updateTime":2006,"relativeEntities":2007,"slug":2008,"properties":2009,"entityType":138,"verifyStatus":139,"verifyTime":2006,"verifyNote":141,"syncStatus":23,"languages":2018,"translateLanguages":24,"viewCount":25,"primaryUrl":2019,"fullTextUrl":24,"authors":2020,"publicationType":186,"publisherRelationship":2108,"citationCount":2139,"citationInfo":2140,"publishDate":2142,"publishYear":1490,"citationAnalyzeStatus":23,"lastCitationAnalyze":24,"indexDatabases":24,"openAccess":24,"references":2143,"isForceReanalyzing":314},"59967a7e-02af-4cec-bffb-86d3d0482d72","2024-08-31T12:19:00.160+00:00",[],"RoBA-Multiplier-A-Rounding-Based-Approximate-Multiplier-for-High-Speed-yet-Energy-Efficient-Digital-Signal-Processing",{"keywords":2010,"openalex":2011,"abstract":2013,"title":2014,"doi":2016},{},{"VOID":2012},"W4362215237",{},{"EN":2015},"RoBA Multiplier: A Rounding-Based Approximate Multiplier for High-Speed yet Energy-Efficient Digital Signal Processing",{"VOID":2017},"10.1109\u002Ftvlsi.2016.2587696",[143],"http:\u002F\u002Fieeexplore.ieee.org\u002Fdocument\u002F7517375\u002F",[2021,2038,2055,2080,2094],{"id":2022,"sortIndex":25,"researcher":24,"roles":2023,"affiliations":2024,"properties":2031},"36d70176-c492-462e-8821-768fc7405cc7",[],[2025],{"id":2026,"sortIndex":25,"affiliation":2027,"properties":24},"9f9e1e6a-5703-4985-bb1c-4f8f9cc5af43",{"id":777,"createTime":778,"updateTime":779,"relativeEntities":2028,"slug":781,"properties":2029,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},[],{"title":2030},{"VI":784},{"openalex":2032,"orcid":2034,"title":2036},{"VOID":2033},"A5018416209",{"VOID":2035},"https:\u002F\u002Forcid.org\u002F0000-0001-6780-8758",{"EN":2037},"Reza Zendegani",{"id":2039,"sortIndex":547,"researcher":24,"roles":2040,"affiliations":2041,"properties":2051},"ac748788-d8dc-4f5a-a19f-b633175a6bfa",[],[2042],{"id":2043,"sortIndex":25,"affiliation":2044,"properties":2048},"32ce4833-a7d8-452d-aa25-1dc4efe98523",{"id":833,"createTime":834,"updateTime":835,"relativeEntities":2045,"slug":837,"properties":2046,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},[],{"title":2047},{"VI":840},{"title":2049},{"EN":2050},"Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA",{"openalex":2052,"orcid":2053,"title":2054},{"VOID":846},{"VOID":848},{"EN":850},{"id":2056,"sortIndex":148,"researcher":24,"roles":2057,"affiliations":2058,"properties":2076},"749d01f8-b4db-4fad-8e38-8264d27b363e",[],[2059,2065],{"id":2060,"sortIndex":148,"affiliation":2061,"properties":24},"32be118c-f627-4980-9669-b3338cad4a1d",{"id":777,"createTime":778,"updateTime":779,"relativeEntities":2062,"slug":781,"properties":2063,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},[],{"title":2064},{"VI":784},{"id":2066,"sortIndex":25,"affiliation":2067,"properties":24},"ea071a9f-3db7-4940-9e51-a8ccf847bf85",{"id":2068,"createTime":2069,"updateTime":2070,"relativeEntities":2071,"slug":2072,"properties":2073,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},"09c1f5b3-8939-476e-9775-cd857c315c42","2024-01-16T18:11:38.547+00:00","2025-06-11T22:41:29.144+00:00",[],"School-of-Computer-Science-Institute-for-Research-in-Fundamental-Sciences-IPM-Tehran-Iran",{"title":2074},{"VI":2075},"School of Computer Science, Institute for Research in Fundamental Sciences (IPM), Tehran, Iran",{"openalex":2077,"orcid":2078,"title":2079},{"VOID":804},{"VOID":806},{"EN":808},{"id":2081,"sortIndex":73,"researcher":24,"roles":2082,"affiliations":2083,"properties":2090},"91747df9-d663-44db-9663-5a666be5a4d5",[],[2084],{"id":2085,"sortIndex":25,"affiliation":2086,"properties":24},"8aa36be8-1ec5-422f-9446-560ee20f1545",{"id":777,"createTime":778,"updateTime":779,"relativeEntities":2087,"slug":781,"properties":2088,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},[],{"title":2089},{"VI":784},{"openalex":2091,"orcid":2092,"title":2093},{"VOID":821},{"VOID":823},{"EN":825},{"id":2095,"sortIndex":62,"researcher":24,"roles":2096,"affiliations":2097,"properties":2104},"6b6aa050-101f-489a-aba1-514ad0fb7851",[],[2098],{"id":2099,"sortIndex":25,"affiliation":2100,"properties":24},"ca35f700-06d8-4980-b0d8-bc702ff74a38",{"id":777,"createTime":778,"updateTime":779,"relativeEntities":2101,"slug":781,"properties":2102,"entityType":61,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25},[],{"title":2103},{"VI":784},{"openalex":2105,"orcid":2106,"title":2107},{"VOID":787},{"VOID":789},{"EN":791},{"url":24,"publisher":2109,"properties":2134},{"id":6,"createTime":7,"updateTime":8,"relativeEntities":2110,"slug":10,"properties":2111,"entityType":22,"verifyStatus":23,"verifyTime":24,"verifyNote":24,"syncStatus":23,"languages":24,"translateLanguages":24,"viewCount":25,"subjectFields":2117,"manageAffiliations":2118,"indexDatabases":2119,"url":117,"thumbnailPath":24,"statistic":24,"gsStatistic":24,"type":24,"analyzePriority":24},[],{"country":2112,"issn":2113,"introduce":2114,"eissn":2115,"title":2116},{"VOID":13},{"VOID":15},{"EN":17},{"VOID":19},{"EN":21},[],[],[2120,2127],{"id":77,"indexDatabase":2121,"url":92,"indexYears":24,"academicFieldIds":2126,"indexDatabaseRanking":24},{"id":79,"createTime":80,"updateTime":81,"relativeEntities":2122,"label":2123,"description":2124,"key":88,"publicationTags":2125,"standard":24},[],{"EN":84,"VI":84},{"VI":86,"EN":87},[90,91],[94,95],{"id":97,"indexDatabase":2128,"url":110,"indexYears":111,"academicFieldIds":2133,"indexDatabaseRanking":116},{"id":99,"createTime":100,"updateTime":101,"relativeEntities":2129,"label":2130,"description":2131,"key":107,"publicationTags":2132,"standard":24},[],{"EN":104,"VI":104},{"EN":104,"VI":106},[109],[113,114,115],{"volume":2135,"pages":2136,"issue":2138},{"VOID":1480},{"VOID":2137},"393-401",{"VOID":654},42,{"total":2139,"publishYear":24,"statisticByYear":2141},{"2018":224,"2019":224,"2020":223,"2021":225,"2022":225,"2023":223,"2024":148},"2017-02-01",[2144,2147,2150,2153,2156,2159,2162,2165,2168,2171,2174,2177,2180,2183,2186,2189,2192,2195,2198,2201,2204],{"id":24,"text":2145,"url":24,"identifiers":2146},"10.1109\u002FReCoSoC.2013.6581532",{"doi":2145},{"id":24,"text":2148,"url":24,"identifiers":2149},"10.1109\u002FISQED.2014.6783335",{"doi":2148},{"id":24,"text":2151,"url":24,"identifiers":2152},"10.1109\u002FTEC.1962.5219391",{"doi":2151},{"id":24,"text":2154,"url":24,"identifiers":2155},"10.1109\u002FTC.2006.198",{"doi":2154},{"id":24,"text":2157,"url":24,"identifiers":2158},"2010, Nangate 45nm open cell library",{},{"id":24,"text":2160,"url":24,"identifiers":2161},"myler, 2009, The pocket handbook of image processing algorithms in C",{},{"id":24,"text":2163,"url":24,"identifiers":2164},"10.1109\u002FTVLSI.2014.2333366",{"doi":2163},{"id":24,"text":2166,"url":24,"identifiers":2167},"10.1109\u002FICCAD.2015.7372600",{"doi":2166},{"id":24,"text":2169,"url":24,"identifiers":2170},"10.1109\u002FICCD.2013.6657022",{"doi":2169},{"id":24,"text":2172,"url":24,"identifiers":2173},"10.1145\u002F2228360.2228509",{"doi":2172},{"id":24,"text":2175,"url":24,"identifiers":2176},"10.1109\u002FICCAD.2011.6105401",{"doi":2175},{"id":24,"text":2178,"url":24,"identifiers":2179},"10.1109\u002FTCSI.2009.2027626",{"doi":2178},{"id":24,"text":2181,"url":24,"identifiers":2182},"10.1109\u002FVLSID.2011.51",{"doi":2181},{"id":24,"text":2184,"url":24,"identifiers":2185},"10.1109\u002FCADS.2013.6714233",{"doi":2184},{"id":24,"text":2187,"url":24,"identifiers":2188},"kyaw, 2010, Low-power high-speed multiplier for error-tolerant application, Proc IEEE Int Conf Electron Devices Solid-State Circuits (EDSSC), 1",{},{"id":24,"text":2190,"url":24,"identifiers":2191},"kelly, 2009, Approximate signed binary integer multipliers for arithmetic data value speculation, Proc Conf Design Arch for Signal Image Process, 97",{},{"id":24,"text":2193,"url":24,"identifiers":2194},"10.1109\u002FTCAD.2012.2217962",{"doi":2193},{"id":24,"text":2196,"url":24,"identifiers":2197},"10.1109\u002FTCSI.2011.2177004",{"doi":2196},{"id":24,"text":2199,"url":24,"identifiers":2200},"10.1109\u002FTC.2014.2308214",{"doi":2199},{"id":24,"text":2202,"url":24,"identifiers":2203},"10.1109\u002FTIP.2003.819861",{"doi":2202},{"id":24,"text":2205,"url":24,"identifiers":2206},"10.1109\u002FTC.2012.146",{"doi":2205}]