A distributed scheduling architecture for scalable packet switches

10.1109/GLOCOM.2000.892058

10.1109/ISCA.1988.5245

chiussi, 1996, backpressure in shared-memory-based atm switches under multiplexed bursty sources, Proc IEEE INFOCOM 96, 830, 10.1109/INFCOM.1996.493382

bennett, 1996, wf<formula><tex>$^{2}$</tex></formula>q: worst-case fair weighted fair queueing, Proc IEEE INFOCOM 96, 120, 10.1109/INFCOM.1996.497885

10.1109/49.772449

10.1109/40.566194

10.1109/MCOM.1997.642833

10.1109/35.649332

mckeown, 1996, achieving 100% throughput in an input-queued switch, Proc IEEE INFOCOM 96, 10.1109/INFCOM.1996.497906

10.1109/ISCC.1998.702542

10.1109/INFCOM.1998.659664

10.1109/INFCOM.1998.659664

chuang, 1998, Matching output queueing with a combined input output queued switch

10.1109/IWQOS.1998.675244

stiliadis, 1995, Efficient fair queueing algorithms for ATM and packet networks

10.1145/248157.248170

10.1145/103720.103721

10.1109/INFCOM.1997.635151

rexford, 1996, hardware-efficient fair queueing architectures for high-speed networks, Proc IEEE INFOCOM 96, 638, 10.1109/INFCOM.1996.493359

golestani, 1994, a self-clocked fair queueing scheme for broadband applications, Proc IEEE INFOCOM 94, 636, 10.1109/INFCOM.1994.337677

10.1109/NOSDAV.1997.629392

chiussi, 1997, implementing fair queueing in atm switches&mdash;part 2: the logarithmic calendar queue, Proc IEEE GLOBECOM 97, 519

10.1109/ICNP.1997.643677

stiliadis, 1996, design and analysis of frame-based fair queueing: a new traffic scheduling algorithm for packet-switched networks, Proc ACM SIGMETRICS 96, 104

10.1109/GLOCOM.1998.776605

stiliadis, 1996, latency-rate servers: a general model for analysis of traffic scheduling algorithms, Proc IEEE INFOCOM 96, 111, 10.1109/INFCOM.1996.497884

10.1109/IWQOS.1998.675242

10.17487/rfc2597

10.17487/rfc2598

10.1109/49.105173

atm forum traffic management specification, 1996

10.1109/90.298432

10.1109/90.234856